TimeQuest Timing Analyzer report for lab8
Fri May 11 11:13:40 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'main_clk_50'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'main_clk_50'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'main_clk_50'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'main_clk_50'
 20. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'main_clk_50'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. Slow 1200mV 85C Model Metastability Summary
 32. Slow 1200mV 0C Model Fmax Summary
 33. Slow 1200mV 0C Model Setup Summary
 34. Slow 1200mV 0C Model Hold Summary
 35. Slow 1200mV 0C Model Recovery Summary
 36. Slow 1200mV 0C Model Removal Summary
 37. Slow 1200mV 0C Model Minimum Pulse Width Summary
 38. Slow 1200mV 0C Model Setup: 'main_clk_50'
 39. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 40. Slow 1200mV 0C Model Hold: 'main_clk_50'
 41. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Recovery: 'main_clk_50'
 43. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Removal: 'main_clk_50'
 45. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Output Enable Times
 53. Minimum Output Enable Times
 54. Output Disable Times
 55. Minimum Output Disable Times
 56. Slow 1200mV 0C Model Metastability Summary
 57. Fast 1200mV 0C Model Setup Summary
 58. Fast 1200mV 0C Model Hold Summary
 59. Fast 1200mV 0C Model Recovery Summary
 60. Fast 1200mV 0C Model Removal Summary
 61. Fast 1200mV 0C Model Minimum Pulse Width Summary
 62. Fast 1200mV 0C Model Setup: 'main_clk_50'
 63. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 64. Fast 1200mV 0C Model Hold: 'main_clk_50'
 65. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 66. Fast 1200mV 0C Model Recovery: 'main_clk_50'
 67. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 68. Fast 1200mV 0C Model Removal: 'main_clk_50'
 69. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 70. Fast 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'
 71. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Output Enable Times
 77. Minimum Output Enable Times
 78. Output Disable Times
 79. Minimum Output Disable Times
 80. Fast 1200mV 0C Model Metastability Summary
 81. Multicorner Timing Analysis Summary
 82. Setup Times
 83. Hold Times
 84. Clock to Output Times
 85. Minimum Clock to Output Times
 86. Board Trace Model Assignments
 87. Input Transition Times
 88. Signal Integrity Metrics (Slow 1200mv 0c Model)
 89. Signal Integrity Metrics (Slow 1200mv 85c Model)
 90. Signal Integrity Metrics (Fast 1200mv 0c Model)
 91. Setup Transfers
 92. Hold Transfers
 93. Recovery Transfers
 94. Removal Transfers
 95. Report TCCS
 96. Report RSKM
 97. Unconstrained Paths
 98. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; lab8                                               ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.67        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  33.3%      ;
;     Processors 3-4         ;  16.7%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------+
; SDC File List                                                                                   ;
+-------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                               ; Status ; Read at                  ;
+-------------------------------------------------------------+--------+--------------------------+
; lab8.sdc                                                    ; OK     ; Fri May 11 11:13:34 2018 ;
; lab8_soc/synthesis/submodules/altera_reset_controller.sdc   ; OK     ; Fri May 11 11:13:34 2018 ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.sdc ; OK     ; Fri May 11 11:13:34 2018 ;
+-------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; main_clk_50         ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 48.13 MHz  ; 48.13 MHz       ; main_clk_50         ;      ;
; 145.82 MHz ; 145.82 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; -0.775 ; -13.742       ;
; altera_reserved_tck ; 46.571 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; main_clk_50         ; 0.386 ; 0.000         ;
; altera_reserved_tck ; 0.402 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 12.938 ; 0.000         ;
; altera_reserved_tck ; 47.964 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; main_clk_50         ; 1.046 ; 0.000         ;
; altera_reserved_tck ; 1.139 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; main_clk_50         ; 9.625  ; 0.000              ;
; altera_reserved_tck ; 49.633 ; 0.000              ;
+---------------------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.775 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.182      ; 21.015     ;
; -0.774 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.202      ; 21.034     ;
; -0.747 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.232      ; 21.037     ;
; -0.747 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.182      ; 20.987     ;
; -0.746 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.252      ; 21.056     ;
; -0.743 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.196      ; 20.997     ;
; -0.742 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.216      ; 21.016     ;
; -0.731 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.182      ; 20.971     ;
; -0.719 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.232      ; 21.009     ;
; -0.715 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.196      ; 20.969     ;
; -0.709 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.207      ; 20.974     ;
; -0.708 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.227      ; 20.993     ;
; -0.703 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.232      ; 20.993     ;
; -0.699 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.196      ; 20.953     ;
; -0.694 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.205      ; 20.957     ;
; -0.693 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.225      ; 20.976     ;
; -0.688 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.223      ; 20.969     ;
; -0.687 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.243      ; 20.988     ;
; -0.681 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.207      ; 20.946     ;
; -0.671 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a37~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.190      ; 20.919     ;
; -0.670 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a37~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.210      ; 20.938     ;
; -0.666 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.205      ; 20.929     ;
; -0.665 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.207      ; 20.930     ;
; -0.660 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.223      ; 20.941     ;
; -0.650 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.205      ; 20.913     ;
; -0.644 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.223      ; 20.925     ;
; -0.643 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a37~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.190      ; 20.891     ;
; -0.640 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.202      ; 20.900     ;
; -0.636 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.202      ; 20.896     ;
; -0.635 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.222      ; 20.915     ;
; -0.627 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a37~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.190      ; 20.875     ;
; -0.626 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.180      ; 20.864     ;
; -0.622 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.182      ; 20.862     ;
; -0.619 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a46~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.234      ; 20.911     ;
; -0.612 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.252      ; 20.922     ;
; -0.610 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.223      ; 20.891     ;
; -0.608 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.202      ; 20.868     ;
; -0.608 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.216      ; 20.882     ;
; -0.606 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.249      ; 20.913     ;
; -0.598 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.230      ; 20.886     ;
; -0.598 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a43~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.250      ; 20.906     ;
; -0.596 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a46~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.238      ; 20.892     ;
; -0.594 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.232      ; 20.884     ;
; -0.594 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.194      ; 20.846     ;
; -0.592 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.202      ; 20.852     ;
; -0.590 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.196      ; 20.844     ;
; -0.587 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.202      ; 20.847     ;
; -0.581 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.200      ; 20.839     ;
; -0.578 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.237      ; 20.873     ;
; -0.575 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a43~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.254      ; 20.887     ;
; -0.574 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.227      ; 20.859     ;
; -0.570 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.200      ; 20.828     ;
; -0.568 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a46~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.238      ; 20.864     ;
; -0.564 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.203      ; 20.825     ;
; -0.560 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.205      ; 20.823     ;
; -0.559 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.252      ; 20.869     ;
; -0.559 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.225      ; 20.842     ;
; -0.556 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.207      ; 20.821     ;
; -0.555 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.216      ; 20.829     ;
; -0.553 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.250      ; 20.861     ;
; -0.553 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.243      ; 20.854     ;
; -0.552 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a46~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.238      ; 20.848     ;
; -0.549 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.214      ; 20.821     ;
; -0.547 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a43~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.254      ; 20.859     ;
; -0.545 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.203      ; 20.806     ;
; -0.544 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.248      ; 20.850     ;
; -0.542 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.250      ; 20.850     ;
; -0.541 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.182      ; 20.781     ;
; -0.541 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.205      ; 20.804     ;
; -0.539 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.221      ; 20.818     ;
; -0.538 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.214      ; 20.810     ;
; -0.536 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a37~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.210      ; 20.804     ;
; -0.536 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.253      ; 20.847     ;
; -0.535 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.223      ; 20.816     ;
; -0.532 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.217      ; 20.807     ;
; -0.531 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a43~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.254      ; 20.843     ;
; -0.529 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.246      ; 20.833     ;
; -0.523 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.264      ; 20.845     ;
; -0.522 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a37~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.188      ; 20.768     ;
; -0.521 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a44~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.239      ; 20.818     ;
; -0.521 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.227      ; 20.806     ;
; -0.518 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a37~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.190      ; 20.766     ;
; -0.516 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car3|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.180      ; 20.754     ;
; -0.515 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.225      ; 20.798     ;
; -0.513 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.232      ; 20.803     ;
; -0.509 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.196      ; 20.763     ;
; -0.506 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a37~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.231      ; 20.795     ;
; -0.506 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.225      ; 20.789     ;
; -0.504 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.225      ; 20.787     ;
; -0.501 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.222      ; 20.781     ;
; -0.500 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.223      ; 20.781     ;
; -0.500 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.243      ; 20.801     ;
; -0.498 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a44~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.243      ; 20.799     ;
; -0.498 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.228      ; 20.784     ;
; -0.497 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.203      ; 20.758     ;
; -0.494 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.241      ; 20.793     ;
; -0.492 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car3|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.180      ; 20.730     ;
; -0.489 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.223      ; 20.770     ;
; -0.488 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car3|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.230      ; 20.776     ;
; -0.487 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.200      ; 20.745     ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.571 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.072      ; 3.519      ;
; 46.672 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.074      ; 3.420      ;
; 46.794 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 3.297      ;
; 46.836 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 3.257      ;
; 46.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 3.197      ;
; 47.013 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 3.080      ;
; 47.304 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 2.789      ;
; 47.417 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 2.674      ;
; 47.451 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 2.652      ;
; 47.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 2.619      ;
; 47.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 2.520      ;
; 47.632 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 2.464      ;
; 47.673 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.097      ; 2.442      ;
; 47.691 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 2.402      ;
; 47.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 2.348      ;
; 48.123 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.074      ; 1.969      ;
; 48.415 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                         ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 1.678      ;
; 48.618 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.068      ; 1.468      ;
; 94.969 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.961      ;
; 94.969 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.961      ;
; 94.972 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.940      ;
; 94.972 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.940      ;
; 94.972 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.940      ;
; 94.972 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.940      ;
; 94.972 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.940      ;
; 94.972 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.940      ;
; 94.972 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.940      ;
; 94.972 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.940      ;
; 94.972 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.940      ;
; 94.972 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.940      ;
; 94.972 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.940      ;
; 94.972 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.940      ;
; 94.972 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.940      ;
; 94.972 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.940      ;
; 95.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.907      ;
; 95.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.907      ;
; 95.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.907      ;
; 95.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.907      ;
; 95.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.907      ;
; 95.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.907      ;
; 95.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.907      ;
; 95.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.907      ;
; 95.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.907      ;
; 95.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.907      ;
; 95.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.907      ;
; 95.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.907      ;
; 95.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.907      ;
; 95.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.907      ;
; 95.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.894      ;
; 95.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.894      ;
; 95.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.894      ;
; 95.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.894      ;
; 95.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.894      ;
; 95.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.894      ;
; 95.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.894      ;
; 95.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.894      ;
; 95.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.894      ;
; 95.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.894      ;
; 95.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.894      ;
; 95.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.894      ;
; 95.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.894      ;
; 95.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.894      ;
; 95.072 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.872      ;
; 95.072 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.872      ;
; 95.072 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.872      ;
; 95.089 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.839      ;
; 95.089 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.839      ;
; 95.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.738      ;
; 95.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.738      ;
; 95.326 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                         ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.597      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.532      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.532      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.532      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.532      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.532      ;
; 95.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                         ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.494      ;
; 95.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.484      ;
; 95.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.484      ;
; 95.449 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.467      ;
; 95.449 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.467      ;
; 95.449 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.467      ;
; 95.449 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.467      ;
; 95.459 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.484      ;
; 95.459 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.484      ;
; 95.459 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.484      ;
; 95.459 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.484      ;
; 95.459 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.484      ;
; 95.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                         ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.459      ;
; 95.494 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.421      ;
; 95.494 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.421      ;
; 95.494 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.421      ;
; 95.494 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.421      ;
; 95.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.405      ;
; 95.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.405      ;
; 95.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.405      ;
; 95.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.405      ;
; 95.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.405      ;
; 95.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.405      ;
; 95.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.405      ;
; 95.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.405      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.386 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                       ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 0.669      ;
; 0.401 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                           ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.none                                                                                                                                                                              ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.none                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move3_next                                                                                                                                                                        ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move3_next                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move13_next                                                                                                                                                                       ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move13_next                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move1_next                                                                                                                                                                        ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move1_next                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move12_next                                                                                                                                                                       ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move12_next                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.move3_next                                                                                                                                                                        ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.move3_next                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.none                                                                                                                                                                              ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.none                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; audio_monitor:my_audio_machine|audio_interface:audioif|flag1                                                                                                                                                                                                                     ; audio_monitor:my_audio_machine|audio_interface:audioif|flag1                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                         ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                           ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                     ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                              ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                           ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                  ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                  ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                              ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                              ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                               ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                               ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                  ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                  ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                            ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                            ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                            ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                  ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                            ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|startline:my_startline|startline_Y_Pos[9]                                                                                                                                                                                                             ; VGA_manager:my_VGA_manager|startline:my_startline|startline_Y_Pos[9]                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|control:game_control|curr_state.PLAY                                                                                                                                                                                                                  ; VGA_manager:my_VGA_manager|control:game_control|curr_state.PLAY                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|control:game_control|curr_state.WINP1                                                                                                                                                                                                                 ; VGA_manager:my_VGA_manager|control:game_control|curr_state.WINP1                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|control:game_control|curr_state.WINP2                                                                                                                                                                                                                 ; VGA_manager:my_VGA_manager|control:game_control|curr_state.WINP2                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|control:game_control|curr_state.THREE                                                                                                                                                                                                                 ; VGA_manager:my_VGA_manager|control:game_control|curr_state.THREE                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|control:game_control|curr_state.WAIT                                                                                                                                                                                                                  ; VGA_manager:my_VGA_manager|control:game_control|curr_state.WAIT                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[0]                                                                                                                                                                                         ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[0]                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|lane_control:my_lane_control|State.move23_next                                                                                                                                                                       ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|lane_control:my_lane_control|State.move23_next                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move2_next                                                                                                                                                                        ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move2_next                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move23_next                                                                                                                                                                       ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move23_next                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.move23_next                                                                                                                                                                       ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.move23_next                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.move2_next                                                                                                                                                                        ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.move2_next                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.move13_next                                                                                                                                                                       ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.move13_next                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.move12_next                                                                                                                                                                       ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.move12_next                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.move1_next                                                                                                                                                                        ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.move1_next                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[0]                                                                                                                                                                                         ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[0]                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move12_next                                                                                                                                                                       ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move12_next                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move23_next                                                                                                                                                                       ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move23_next                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move2_next                                                                                                                                                                        ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move2_next                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.none                                                                                                                                                                              ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.none                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move3_next                                                                                                                                                                        ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move3_next                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move1_next                                                                                                                                                                        ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move1_next                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move13_next                                                                                                                                                                       ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move13_next                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|random_num:my_rand|random[0]                                                                                                                                                                                         ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|random_num:my_rand|random[0]                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                     ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|init_done                                                                                                                                                                                                                              ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|init_done                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; audio_monitor:my_audio_machine|state.byte_load                                                                                                                                                                                                                                   ; audio_monitor:my_audio_machine|state.byte_load                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                  ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                     ; lab8_soc:my_lab8_soc|lab8_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                                                                  ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                                                     ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                     ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                     ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                        ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                     ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                          ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                           ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                            ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                            ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                     ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                          ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                           ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                           ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.414 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.698      ;
; 0.421 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.705      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.434 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.701      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.438 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 0.720      ;
; 0.438 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.441 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.707      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.710      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.710      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.710      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.712      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.720      ;
; 0.454 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.720      ;
; 0.454 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.720      ;
; 0.458 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.724      ;
; 0.537 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.821      ;
; 0.551 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.818      ;
; 0.552 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.823      ;
; 0.560 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.827      ;
; 0.560 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.826      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.829      ;
; 0.562 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.828      ;
; 0.562 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.828      ;
; 0.563 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.829      ;
; 0.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.837      ;
; 0.576 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.843      ;
; 0.576 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.591 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.858      ;
; 0.592 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.859      ;
; 0.595 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.861      ;
; 0.596 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.862      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.867      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.606 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.872      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.875      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.875      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.876      ;
; 0.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.878      ;
; 0.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.877      ;
; 0.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.877      ;
; 0.617 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.885      ;
; 0.618 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.882      ;
; 0.622 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.890      ;
; 0.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.889      ;
; 0.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.889      ;
; 0.626 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.892      ;
; 0.627 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.895      ;
; 0.628 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.894      ;
; 0.636 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.900      ;
; 0.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.904      ;
; 0.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.903      ;
; 0.638 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.905      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'main_clk_50'                                                                                                                                        ;
+--------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[16]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.727     ; 5.353      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[17]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.727     ; 5.353      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[18]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.727     ; 5.353      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[19]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.727     ; 5.353      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[20]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.727     ; 5.353      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[22]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.727     ; 5.353      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[23]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.727     ; 5.353      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[24]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.727     ; 5.353      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[25]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.727     ; 5.353      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[26]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.727     ; 5.353      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[27]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.727     ; 5.353      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[28]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.727     ; 5.353      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[29]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.727     ; 5.353      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[31]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.727     ; 5.353      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[21]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.727     ; 5.353      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[30]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.727     ; 5.353      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.712     ; 5.368      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[4]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.712     ; 5.368      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.712     ; 5.368      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.712     ; 5.368      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.712     ; 5.368      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.712     ; 5.368      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.712     ; 5.368      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.712     ; 5.368      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.712     ; 5.368      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.712     ; 5.368      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.712     ; 5.368      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.712     ; 5.368      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.712     ; 5.368      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.712     ; 5.368      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.712     ; 5.368      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.712     ; 5.368      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.699     ; 5.381      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[19] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.699     ; 5.381      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.699     ; 5.381      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.699     ; 5.381      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[22] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.699     ; 5.381      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.699     ; 5.381      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[24] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.699     ; 5.381      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[25] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.699     ; 5.381      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[26] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.699     ; 5.381      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[27] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.699     ; 5.381      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.699     ; 5.381      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[29] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.699     ; 5.381      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.699     ; 5.381      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[31] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.699     ; 5.381      ;
; 12.938 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[0]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.699     ; 5.381      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[0]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.722     ; 5.357      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[1]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.722     ; 5.357      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[2]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.722     ; 5.357      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[3]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.722     ; 5.357      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[4]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.722     ; 5.357      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[5]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.722     ; 5.357      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[6]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.722     ; 5.357      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[7]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.722     ; 5.357      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[8]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.722     ; 5.357      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[9]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.722     ; 5.357      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[10]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.722     ; 5.357      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[11]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.722     ; 5.357      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[12]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.722     ; 5.357      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[13]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.722     ; 5.357      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[14]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.722     ; 5.357      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[15]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.722     ; 5.357      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[32]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.731     ; 5.348      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[33]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.731     ; 5.348      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[34]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.731     ; 5.348      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[35]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.731     ; 5.348      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[36]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.731     ; 5.348      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[37]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.731     ; 5.348      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[38]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.731     ; 5.348      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[39]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.731     ; 5.348      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[40]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.731     ; 5.348      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[41]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.731     ; 5.348      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[42]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.731     ; 5.348      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[43]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.731     ; 5.348      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[44]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.731     ; 5.348      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[45]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.731     ; 5.348      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[46]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.731     ; 5.348      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[47]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.731     ; 5.348      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[48]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.737     ; 5.342      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[49]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.737     ; 5.342      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[50]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.737     ; 5.342      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[51]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.737     ; 5.342      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[52]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.737     ; 5.342      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[53]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.737     ; 5.342      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[54]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.737     ; 5.342      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[55]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.737     ; 5.342      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[56]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.737     ; 5.342      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[57]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.737     ; 5.342      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[58]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.737     ; 5.342      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[59]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.737     ; 5.342      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[60]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.737     ; 5.342      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[61]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.737     ; 5.342      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[62]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.737     ; 5.342      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[63]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.737     ; 5.342      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|tf_s[7]                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.713     ; 5.366      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|curr_state.WINP1                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.711     ; 5.368      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|curr_state.WINP2                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.711     ; 5.368      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|curr_state.WAIT                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.711     ; 5.368      ;
; 12.939 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|curr_state.THREE                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.711     ; 5.368      ;
+--------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.964 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 2.127      ;
; 48.155 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 1.939      ;
; 48.155 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 1.939      ;
; 97.451 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.482      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.400      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.400      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.400      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.400      ;
; 97.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.386      ;
; 97.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.386      ;
; 97.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.386      ;
; 97.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.386      ;
; 97.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.386      ;
; 97.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.386      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.170      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.170      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.170      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.170      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.170      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.170      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.170      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.170      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.170      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.170      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.170      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.170      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.170      ;
; 97.797 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.149      ;
; 97.797 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.149      ;
; 97.797 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.149      ;
; 97.797 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.149      ;
; 97.797 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.149      ;
; 97.797 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.149      ;
; 97.797 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.149      ;
; 97.797 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.149      ;
; 97.797 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.149      ;
; 97.797 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.149      ;
; 97.797 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.149      ;
; 97.800 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.138      ;
; 97.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.109      ;
; 97.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.111      ;
; 97.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.111      ;
; 97.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.111      ;
; 97.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.111      ;
; 97.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.111      ;
; 97.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.109      ;
; 97.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.109      ;
; 97.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.109      ;
; 97.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.109      ;
; 97.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.109      ;
; 97.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.109      ;
; 98.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.927      ;
; 98.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.927      ;
; 98.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.927      ;
; 98.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.927      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.888      ;
; 98.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.648      ;
; 98.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.648      ;
; 98.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.648      ;
; 98.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.648      ;
; 98.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.648      ;
; 98.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.648      ;
; 98.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.648      ;
; 98.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.648      ;
; 98.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.648      ;
; 98.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.648      ;
; 98.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.648      ;
; 98.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.648      ;
; 98.424 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.513      ;
; 98.424 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.513      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.046 ; lab8_soc:my_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|waitrequest_reset_override ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 1.313      ;
; 1.434 ; lab8_soc:my_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[0]         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 1.695      ;
; 1.434 ; lab8_soc:my_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.075      ; 1.695      ;
; 1.504 ; lab8_soc:my_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 1.763      ;
; 1.504 ; lab8_soc:my_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 1.763      ;
; 1.504 ; lab8_soc:my_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 1.763      ;
; 1.504 ; lab8_soc:my_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|read_latency_shift_reg[0]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 1.763      ;
; 1.504 ; lab8_soc:my_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 1.763      ;
; 3.133 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[9]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.144      ; 3.463      ;
; 3.133 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b_stop1                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.144      ; 3.463      ;
; 3.133 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b_end                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.144      ; 3.463      ;
; 3.253 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|sck0                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 3.482      ;
; 3.253 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|sck1                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 3.482      ;
; 3.253 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a7                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 3.482      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[0]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.023      ; 3.463      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[1]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.023      ; 3.463      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[2]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.023      ; 3.463      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[3]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.023      ; 3.463      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[4]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.023      ; 3.463      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[5]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.023      ; 3.463      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[6]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.023      ; 3.463      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[7]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.023      ; 3.463      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[8]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.023      ; 3.463      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.initialize                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 3.467      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.start                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.465      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b0                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.465      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b1                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.465      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b2                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.465      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b3                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.465      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b4                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.465      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b5                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.465      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b6                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.465      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b7                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.465      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b_ack                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.465      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a0                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.465      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a1                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.465      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a2                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.465      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a3                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 3.467      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a4                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 3.467      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a5                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 3.467      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a6                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 3.467      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a_ack                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.465      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d0                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.465      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d1                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 3.467      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d2                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 3.467      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d3                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 3.467      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d4                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 3.467      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d5                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 3.467      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d6                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 3.467      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d7                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 3.467      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d_ack                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.025      ; 3.465      ;
; 3.254 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b_stop0                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.023      ; 3.463      ;
; 3.261 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[15]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.511      ;
; 3.261 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[12]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.511      ;
; 3.261 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[14]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.511      ;
; 3.261 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[13]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.511      ;
; 3.261 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[11]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.511      ;
; 3.261 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[24]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.511      ;
; 3.261 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[25]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.511      ;
; 3.261 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[10]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.511      ;
; 3.261 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[10]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.513      ;
; 3.261 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[9]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.513      ;
; 3.261 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[8]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.513      ;
; 3.261 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[7]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.513      ;
; 3.261 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[6]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.513      ;
; 3.261 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[5]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.513      ;
; 3.261 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[4]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.513      ;
; 3.261 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[3]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.513      ;
; 3.261 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[2]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.513      ;
; 3.261 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[1]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.513      ;
; 3.261 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[0]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.513      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[15]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.498      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[12]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.498      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[14]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.498      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[13]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.498      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[19]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.512      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[3]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.512      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[0]                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.512      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[0]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.512      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[17]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.512      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[1]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.512      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[18]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.512      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[2]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.512      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[23]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.512      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[7]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.512      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[20]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.512      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[4]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.512      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[22]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.512      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[6]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.512      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[21]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.512      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[5]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 3.512      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[11]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.498      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[8]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.498      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[9]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.498      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[10]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.498      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|Bcount[3]                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 3.510      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|Bcount[2]                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 3.510      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|Bcount[1]                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 3.510      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|Bcount[0]                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 3.510      ;
; 3.262 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[19]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 3.514      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.139  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.406      ;
; 1.139  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.406      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.502      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.502      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.502      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.502      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.502      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.502      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.502      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.502      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.502      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.502      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.502      ;
; 1.234  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.502      ;
; 1.480  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.744      ;
; 1.511  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.779      ;
; 1.511  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.779      ;
; 1.511  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.779      ;
; 1.511  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.779      ;
; 1.698  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.976      ;
; 1.698  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.976      ;
; 1.698  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.976      ;
; 1.698  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.976      ;
; 1.698  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.976      ;
; 1.703  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.978      ;
; 1.703  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.978      ;
; 1.703  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.978      ;
; 1.703  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.978      ;
; 1.703  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.978      ;
; 1.703  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.978      ;
; 1.703  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.978      ;
; 1.727  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.003      ;
; 1.727  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.003      ;
; 1.727  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.003      ;
; 1.727  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.003      ;
; 1.727  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.003      ;
; 1.727  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.003      ;
; 1.727  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.003      ;
; 1.727  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.003      ;
; 1.727  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.003      ;
; 1.727  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.003      ;
; 1.727  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.003      ;
; 1.730  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.998      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.033      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.033      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.033      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.033      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.033      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.033      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.033      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.033      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.033      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.033      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.033      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.033      ;
; 1.756  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.033      ;
; 2.005  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.272      ;
; 2.005  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.272      ;
; 2.005  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.272      ;
; 2.005  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.272      ;
; 2.005  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.272      ;
; 2.005  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.272      ;
; 2.015  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.276      ;
; 2.015  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.276      ;
; 2.015  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.276      ;
; 2.015  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.276      ;
; 2.075  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.338      ;
; 51.372 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.240      ; 1.798      ;
; 51.372 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.240      ; 1.798      ;
; 51.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.238      ; 1.993      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.625 ; 9.860        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                   ;
; 9.625 ; 9.860        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                                                         ;
; 9.625 ; 9.860        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.625 ; 9.860        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.625 ; 9.860        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.625 ; 9.860        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.625 ; 9.860        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                           ;
; 9.625 ; 9.860        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                           ;
; 9.626 ; 9.861        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ;
; 9.626 ; 9.861        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                 ;
; 9.626 ; 9.861        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ;
; 9.626 ; 9.861        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                 ;
; 9.626 ; 9.861        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_moc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                            ;
; 9.626 ; 9.861        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_moc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                                                                  ;
; 9.626 ; 9.861        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_moc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                                                                                           ;
; 9.626 ; 9.861        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_moc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                                                                                                 ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                                                                                    ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                             ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                             ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                             ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                             ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                             ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                             ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                             ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                             ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                            ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                            ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_moc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                                                                             ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_moc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                             ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_moc1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                                                                                                                                            ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_moc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                                                            ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                   ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                                                         ;
; 9.634 ; 9.869        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                                                                                    ;
; 9.643 ; 9.878        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                                                                                   ;
; 9.650 ; 9.885        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                                                                                   ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                                                                                                                                                     ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a46~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a59~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                                                                                                                                                                     ;
; 9.666 ; 9.901        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.666 ; 9.901        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.666 ; 9.901        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                                                                                                                                     ;
; 9.667 ; 9.902        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.667 ; 9.902        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.667 ; 9.902        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.667 ; 9.902        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.667 ; 9.902        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.667 ; 9.902        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.667 ; 9.902        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                                                                                                                                     ;
; 9.667 ; 9.902        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a33~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.667 ; 9.902        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a38~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.667 ; 9.902        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a39~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.667 ; 9.902        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a40~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.667 ; 9.902        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a43~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.667 ; 9.902        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a44~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.667 ; 9.902        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a48~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.667 ; 9.902        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a49~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.667 ; 9.902        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a50~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.667 ; 9.902        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a53~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.667 ; 9.902        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                                                                                                                                                                     ;
; 9.667 ; 9.902        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                                                                                                                                                                                     ;
; 9.668 ; 9.903        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                                                     ;
; 9.668 ; 9.903        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.668 ; 9.903        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.668 ; 9.903        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.668 ; 9.903        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.668 ; 9.903        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.668 ; 9.903        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.668 ; 9.903        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.668 ; 9.903        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.668 ; 9.903        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a32~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.668 ; 9.903        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a34~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.668 ; 9.903        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a35~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.668 ; 9.903        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.668 ; 9.903        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a41~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.668 ; 9.903        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a42~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.668 ; 9.903        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a55~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.668 ; 9.903        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                                                                                                     ;
; 9.669 ; 9.904        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.669 ; 9.904        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.669 ; 9.904        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.669 ; 9.904        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.669 ; 9.904        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a47~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.669 ; 9.904        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                                                                                                                                                                     ;
; 9.669 ; 9.904        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a52~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.669 ; 9.904        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a56~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.670 ; 9.905        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                                                                                                                                                                     ;
; 9.670 ; 9.905        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a45~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.671 ; 9.906        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a37~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.681 ; 9.839        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_16                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_18                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.682 ; 9.840        ; 0.158          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_19                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.633 ; 49.853       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                 ;
; 49.633 ; 49.853       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                                                     ;
; 49.634 ; 49.854       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                          ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                    ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                                   ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                             ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                            ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                                                             ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                                                             ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                             ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                             ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                             ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                             ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                             ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                             ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                             ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                   ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                             ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                               ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                  ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                           ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                           ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                           ;
; 49.685 ; 49.873       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                               ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                      ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                           ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                           ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                           ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                           ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                         ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                         ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                         ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                         ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                              ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                              ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                              ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                                                   ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                   ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                                   ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                                                   ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                   ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                           ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                      ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                      ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                      ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                      ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                      ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                          ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                          ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                          ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                          ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+---------------+-------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+-------------+-------+-------+------------+-----------------+
; AUD_BCLK      ; main_clk_50 ; 3.308 ; 3.805 ; Rise       ; main_clk_50     ;
; AUD_DACLRCK   ; main_clk_50 ; 3.362 ; 3.888 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]    ; main_clk_50 ; 1.383 ; 1.487 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]   ; main_clk_50 ; 1.335 ; 1.439 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]   ; main_clk_50 ; 1.331 ; 1.435 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]   ; main_clk_50 ; 1.320 ; 1.424 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]   ; main_clk_50 ; 1.345 ; 1.449 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]   ; main_clk_50 ; 1.310 ; 1.414 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]   ; main_clk_50 ; 1.333 ; 1.437 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]   ; main_clk_50 ; 1.343 ; 1.447 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]   ; main_clk_50 ; 1.314 ; 1.418 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]   ; main_clk_50 ; 1.328 ; 1.432 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]   ; main_clk_50 ; 1.338 ; 1.442 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]  ; main_clk_50 ; 1.356 ; 1.460 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]  ; main_clk_50 ; 1.357 ; 1.461 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]  ; main_clk_50 ; 1.336 ; 1.440 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]  ; main_clk_50 ; 1.383 ; 1.487 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]  ; main_clk_50 ; 1.365 ; 1.469 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]  ; main_clk_50 ; 1.358 ; 1.462 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]  ; main_clk_50 ; 1.307 ; 1.411 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]  ; main_clk_50 ; 1.317 ; 1.421 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]  ; main_clk_50 ; 1.322 ; 1.426 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]  ; main_clk_50 ; 1.330 ; 1.434 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]  ; main_clk_50 ; 1.320 ; 1.424 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]  ; main_clk_50 ; 1.348 ; 1.452 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]  ; main_clk_50 ; 1.317 ; 1.421 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]  ; main_clk_50 ; 1.303 ; 1.407 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]  ; main_clk_50 ; 1.298 ; 1.402 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]  ; main_clk_50 ; 1.273 ; 1.377 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]  ; main_clk_50 ; 1.303 ; 1.407 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]  ; main_clk_50 ; 1.303 ; 1.407 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]  ; main_clk_50 ; 1.284 ; 1.388 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]  ; main_clk_50 ; 1.284 ; 1.388 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]  ; main_clk_50 ; 1.314 ; 1.418 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]  ; main_clk_50 ; 1.328 ; 1.432 ; Rise       ; main_clk_50     ;
; FL_DQ[*]      ; main_clk_50 ; 1.730 ; 2.145 ; Rise       ; main_clk_50     ;
;  FL_DQ[0]     ; main_clk_50 ; 1.623 ; 2.003 ; Rise       ; main_clk_50     ;
;  FL_DQ[1]     ; main_clk_50 ; 1.730 ; 2.145 ; Rise       ; main_clk_50     ;
;  FL_DQ[2]     ; main_clk_50 ; 1.535 ; 1.850 ; Rise       ; main_clk_50     ;
;  FL_DQ[3]     ; main_clk_50 ; 1.689 ; 2.009 ; Rise       ; main_clk_50     ;
;  FL_DQ[4]     ; main_clk_50 ; 1.307 ; 1.642 ; Rise       ; main_clk_50     ;
;  FL_DQ[5]     ; main_clk_50 ; 1.326 ; 1.677 ; Rise       ; main_clk_50     ;
;  FL_DQ[6]     ; main_clk_50 ; 1.321 ; 1.672 ; Rise       ; main_clk_50     ;
;  FL_DQ[7]     ; main_clk_50 ; 1.534 ; 1.845 ; Rise       ; main_clk_50     ;
; KEY[*]        ; main_clk_50 ; 3.222 ; 3.730 ; Rise       ; main_clk_50     ;
;  KEY[0]       ; main_clk_50 ; 3.222 ; 3.730 ; Rise       ; main_clk_50     ;
;  KEY[1]       ; main_clk_50 ; 2.234 ; 2.677 ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 2.488 ; 2.935 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 1.715 ; 2.047 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 1.991 ; 2.354 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 1.734 ; 2.074 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 1.787 ; 2.181 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 2.035 ; 2.396 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 2.012 ; 2.413 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 1.959 ; 2.320 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 2.479 ; 2.933 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 2.034 ; 2.431 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 2.052 ; 2.461 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 1.932 ; 2.288 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 1.689 ; 2.066 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 2.358 ; 2.707 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 2.113 ; 2.478 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 2.488 ; 2.935 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 2.182 ; 2.603 ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]    ; main_clk_50 ; 4.854 ; 5.430 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]   ; main_clk_50 ; 4.757 ; 5.298 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]   ; main_clk_50 ; 4.755 ; 5.309 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]   ; main_clk_50 ; 4.733 ; 5.273 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]   ; main_clk_50 ; 4.752 ; 5.308 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]   ; main_clk_50 ; 4.822 ; 5.383 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]   ; main_clk_50 ; 4.697 ; 5.246 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]   ; main_clk_50 ; 4.724 ; 5.280 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]   ; main_clk_50 ; 4.361 ; 4.867 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]   ; main_clk_50 ; 4.710 ; 5.198 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]   ; main_clk_50 ; 4.344 ; 4.819 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]  ; main_clk_50 ; 4.775 ; 5.267 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]  ; main_clk_50 ; 4.339 ; 4.799 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]  ; main_clk_50 ; 4.757 ; 5.254 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]  ; main_clk_50 ; 4.726 ; 5.260 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]  ; main_clk_50 ; 4.854 ; 5.430 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]  ; main_clk_50 ; 4.853 ; 5.413 ; Rise       ; main_clk_50     ;
+---------------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+---------------+-------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+-------------+--------+--------+------------+-----------------+
; AUD_BCLK      ; main_clk_50 ; -2.785 ; -3.253 ; Rise       ; main_clk_50     ;
; AUD_DACLRCK   ; main_clk_50 ; -2.835 ; -3.332 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]    ; main_clk_50 ; -0.638 ; -0.742 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]   ; main_clk_50 ; -0.702 ; -0.806 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]   ; main_clk_50 ; -0.697 ; -0.801 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]   ; main_clk_50 ; -0.686 ; -0.790 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]   ; main_clk_50 ; -0.712 ; -0.816 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]   ; main_clk_50 ; -0.676 ; -0.780 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]   ; main_clk_50 ; -0.699 ; -0.803 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]   ; main_clk_50 ; -0.709 ; -0.813 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]   ; main_clk_50 ; -0.680 ; -0.784 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]   ; main_clk_50 ; -0.694 ; -0.798 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]   ; main_clk_50 ; -0.704 ; -0.808 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]  ; main_clk_50 ; -0.723 ; -0.827 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]  ; main_clk_50 ; -0.725 ; -0.829 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]  ; main_clk_50 ; -0.703 ; -0.807 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]  ; main_clk_50 ; -0.750 ; -0.854 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]  ; main_clk_50 ; -0.732 ; -0.836 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]  ; main_clk_50 ; -0.724 ; -0.828 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]  ; main_clk_50 ; -0.673 ; -0.777 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]  ; main_clk_50 ; -0.684 ; -0.788 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]  ; main_clk_50 ; -0.689 ; -0.793 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]  ; main_clk_50 ; -0.697 ; -0.801 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]  ; main_clk_50 ; -0.687 ; -0.791 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]  ; main_clk_50 ; -0.716 ; -0.820 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]  ; main_clk_50 ; -0.683 ; -0.787 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]  ; main_clk_50 ; -0.669 ; -0.773 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]  ; main_clk_50 ; -0.664 ; -0.768 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]  ; main_clk_50 ; -0.638 ; -0.742 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]  ; main_clk_50 ; -0.668 ; -0.772 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]  ; main_clk_50 ; -0.668 ; -0.772 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]  ; main_clk_50 ; -0.650 ; -0.754 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]  ; main_clk_50 ; -0.650 ; -0.754 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]  ; main_clk_50 ; -0.680 ; -0.784 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]  ; main_clk_50 ; -0.694 ; -0.798 ; Rise       ; main_clk_50     ;
; FL_DQ[*]      ; main_clk_50 ; -0.540 ; -0.874 ; Rise       ; main_clk_50     ;
;  FL_DQ[0]     ; main_clk_50 ; -1.110 ; -1.476 ; Rise       ; main_clk_50     ;
;  FL_DQ[1]     ; main_clk_50 ; -1.124 ; -1.500 ; Rise       ; main_clk_50     ;
;  FL_DQ[2]     ; main_clk_50 ; -0.832 ; -1.137 ; Rise       ; main_clk_50     ;
;  FL_DQ[3]     ; main_clk_50 ; -0.847 ; -1.150 ; Rise       ; main_clk_50     ;
;  FL_DQ[4]     ; main_clk_50 ; -0.540 ; -0.874 ; Rise       ; main_clk_50     ;
;  FL_DQ[5]     ; main_clk_50 ; -0.576 ; -0.898 ; Rise       ; main_clk_50     ;
;  FL_DQ[6]     ; main_clk_50 ; -0.575 ; -0.909 ; Rise       ; main_clk_50     ;
;  FL_DQ[7]     ; main_clk_50 ; -0.921 ; -1.247 ; Rise       ; main_clk_50     ;
; KEY[*]        ; main_clk_50 ; -1.745 ; -2.180 ; Rise       ; main_clk_50     ;
;  KEY[0]       ; main_clk_50 ; -2.688 ; -3.186 ; Rise       ; main_clk_50     ;
;  KEY[1]       ; main_clk_50 ; -1.745 ; -2.180 ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; -1.232 ; -1.565 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; -1.255 ; -1.565 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; -1.520 ; -1.859 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; -1.274 ; -1.592 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; -1.324 ; -1.694 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; -1.562 ; -1.899 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; -1.541 ; -1.917 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; -1.489 ; -1.827 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; -1.988 ; -2.415 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; -1.561 ; -1.934 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; -1.579 ; -1.963 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; -1.465 ; -1.798 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; -1.232 ; -1.585 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; -1.873 ; -2.199 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; -1.641 ; -1.982 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; -1.997 ; -2.417 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; -1.704 ; -2.099 ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]    ; main_clk_50 ; -3.544 ; -3.987 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]   ; main_clk_50 ; -3.939 ; -4.465 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]   ; main_clk_50 ; -3.937 ; -4.475 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]   ; main_clk_50 ; -3.917 ; -4.441 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]   ; main_clk_50 ; -3.935 ; -4.475 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]   ; main_clk_50 ; -4.002 ; -4.546 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]   ; main_clk_50 ; -3.882 ; -4.415 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]   ; main_clk_50 ; -3.908 ; -4.447 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]   ; main_clk_50 ; -3.559 ; -4.050 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]   ; main_clk_50 ; -3.899 ; -4.369 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]   ; main_clk_50 ; -3.547 ; -4.004 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]  ; main_clk_50 ; -3.963 ; -4.436 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]  ; main_clk_50 ; -3.544 ; -3.987 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]  ; main_clk_50 ; -3.944 ; -4.422 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]  ; main_clk_50 ; -3.908 ; -4.427 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]  ; main_clk_50 ; -4.033 ; -4.592 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]  ; main_clk_50 ; -4.032 ; -4.576 ; Rise       ; main_clk_50     ;
+---------------+-------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+----------------+-------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+-------------+--------+--------+------------+-----------------+
; AUD_DACDAT     ; main_clk_50 ; 16.777 ; 16.626 ; Rise       ; main_clk_50     ;
; AUD_XCK        ; main_clk_50 ; 8.441  ; 8.444  ; Rise       ; main_clk_50     ;
; DRAM_ADDR[*]   ; main_clk_50 ; 3.362  ; 3.335  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 3.339  ; 3.312  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 3.284  ; 3.257  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 3.184  ; 3.154  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 3.362  ; 3.335  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 3.294  ; 3.267  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 3.309  ; 3.282  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 3.221  ; 3.191  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 3.245  ; 3.215  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 3.313  ; 3.286  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 3.307  ; 3.280  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 3.257  ; 3.227  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 3.335  ; 3.308  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 3.319  ; 3.292  ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 3.339  ; 3.312  ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 3.194  ; 3.164  ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 3.339  ; 3.312  ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 3.301  ; 3.274  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.812  ; 0.904  ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 3.359  ; 3.332  ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 3.396  ; 3.369  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 3.317  ; 3.290  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 3.362  ; 3.335  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 3.373  ; 3.346  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 3.367  ; 3.340  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 3.363  ; 3.336  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 3.380  ; 3.353  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 3.390  ; 3.363  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 3.379  ; 3.352  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 3.345  ; 3.318  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 3.355  ; 3.328  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 3.396  ; 3.369  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 3.314  ; 3.287  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 3.376  ; 3.349  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 3.389  ; 3.362  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 3.255  ; 3.225  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 3.375  ; 3.348  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 3.326  ; 3.299  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 3.315  ; 3.288  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 3.350  ; 3.323  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 3.342  ; 3.315  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 3.332  ; 3.305  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 3.303  ; 3.276  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 3.336  ; 3.309  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 3.310  ; 3.283  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 3.315  ; 3.288  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 3.341  ; 3.314  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 3.371  ; 3.344  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 3.371  ; 3.344  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 3.349  ; 3.322  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 3.349  ; 3.322  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 3.379  ; 3.352  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 3.385  ; 3.358  ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 3.375  ; 3.348  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 3.375  ; 3.348  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 3.311  ; 3.284  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 3.335  ; 3.308  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 3.230  ; 3.200  ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 3.317  ; 3.290  ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 3.296  ; 3.269  ; Rise       ; main_clk_50     ;
; FL_ADDR[*]     ; main_clk_50 ; 10.114 ; 10.094 ; Rise       ; main_clk_50     ;
;  FL_ADDR[0]    ; main_clk_50 ; 7.767  ; 7.727  ; Rise       ; main_clk_50     ;
;  FL_ADDR[1]    ; main_clk_50 ; 7.537  ; 7.523  ; Rise       ; main_clk_50     ;
;  FL_ADDR[2]    ; main_clk_50 ; 7.593  ; 7.501  ; Rise       ; main_clk_50     ;
;  FL_ADDR[3]    ; main_clk_50 ; 8.041  ; 8.000  ; Rise       ; main_clk_50     ;
;  FL_ADDR[4]    ; main_clk_50 ; 7.569  ; 7.478  ; Rise       ; main_clk_50     ;
;  FL_ADDR[5]    ; main_clk_50 ; 7.621  ; 7.524  ; Rise       ; main_clk_50     ;
;  FL_ADDR[6]    ; main_clk_50 ; 7.598  ; 7.507  ; Rise       ; main_clk_50     ;
;  FL_ADDR[7]    ; main_clk_50 ; 8.619  ; 8.641  ; Rise       ; main_clk_50     ;
;  FL_ADDR[8]    ; main_clk_50 ; 7.072  ; 7.012  ; Rise       ; main_clk_50     ;
;  FL_ADDR[9]    ; main_clk_50 ; 7.057  ; 7.004  ; Rise       ; main_clk_50     ;
;  FL_ADDR[10]   ; main_clk_50 ; 7.767  ; 7.752  ; Rise       ; main_clk_50     ;
;  FL_ADDR[11]   ; main_clk_50 ; 8.055  ; 7.964  ; Rise       ; main_clk_50     ;
;  FL_ADDR[12]   ; main_clk_50 ; 7.929  ; 7.896  ; Rise       ; main_clk_50     ;
;  FL_ADDR[13]   ; main_clk_50 ; 8.170  ; 8.121  ; Rise       ; main_clk_50     ;
;  FL_ADDR[14]   ; main_clk_50 ; 7.711  ; 7.691  ; Rise       ; main_clk_50     ;
;  FL_ADDR[15]   ; main_clk_50 ; 10.114 ; 10.094 ; Rise       ; main_clk_50     ;
;  FL_ADDR[16]   ; main_clk_50 ; 7.446  ; 7.431  ; Rise       ; main_clk_50     ;
;  FL_ADDR[17]   ; main_clk_50 ; 7.529  ; 7.510  ; Rise       ; main_clk_50     ;
;  FL_ADDR[18]   ; main_clk_50 ; 7.050  ; 6.984  ; Rise       ; main_clk_50     ;
;  FL_ADDR[19]   ; main_clk_50 ; 7.280  ; 7.191  ; Rise       ; main_clk_50     ;
;  FL_ADDR[20]   ; main_clk_50 ; 7.611  ; 7.539  ; Rise       ; main_clk_50     ;
;  FL_ADDR[21]   ; main_clk_50 ; 8.459  ; 8.389  ; Rise       ; main_clk_50     ;
;  FL_ADDR[22]   ; main_clk_50 ; 7.570  ; 7.464  ; Rise       ; main_clk_50     ;
; HEX0[*]        ; main_clk_50 ; 16.684 ; 16.918 ; Rise       ; main_clk_50     ;
;  HEX0[0]       ; main_clk_50 ; 14.635 ; 14.556 ; Rise       ; main_clk_50     ;
;  HEX0[1]       ; main_clk_50 ; 16.092 ; 16.275 ; Rise       ; main_clk_50     ;
;  HEX0[2]       ; main_clk_50 ; 16.684 ; 16.918 ; Rise       ; main_clk_50     ;
;  HEX0[3]       ; main_clk_50 ; 14.235 ; 14.278 ; Rise       ; main_clk_50     ;
;  HEX0[4]       ; main_clk_50 ; 14.528 ; 14.519 ; Rise       ; main_clk_50     ;
;  HEX0[5]       ; main_clk_50 ; 16.244 ; 16.430 ; Rise       ; main_clk_50     ;
;  HEX0[6]       ; main_clk_50 ; 15.086 ; 14.910 ; Rise       ; main_clk_50     ;
; HEX1[*]        ; main_clk_50 ; 18.369 ; 18.260 ; Rise       ; main_clk_50     ;
;  HEX1[0]       ; main_clk_50 ; 15.385 ; 15.351 ; Rise       ; main_clk_50     ;
;  HEX1[1]       ; main_clk_50 ; 15.617 ; 15.638 ; Rise       ; main_clk_50     ;
;  HEX1[2]       ; main_clk_50 ; 16.831 ; 16.677 ; Rise       ; main_clk_50     ;
;  HEX1[3]       ; main_clk_50 ; 15.641 ; 15.695 ; Rise       ; main_clk_50     ;
;  HEX1[4]       ; main_clk_50 ; 15.689 ; 15.758 ; Rise       ; main_clk_50     ;
;  HEX1[5]       ; main_clk_50 ; 18.369 ; 18.260 ; Rise       ; main_clk_50     ;
;  HEX1[6]       ; main_clk_50 ; 17.038 ; 16.956 ; Rise       ; main_clk_50     ;
; HEX2[*]        ; main_clk_50 ; 17.888 ; 17.828 ; Rise       ; main_clk_50     ;
;  HEX2[0]       ; main_clk_50 ; 16.192 ; 16.205 ; Rise       ; main_clk_50     ;
;  HEX2[1]       ; main_clk_50 ; 17.888 ; 17.828 ; Rise       ; main_clk_50     ;
;  HEX2[2]       ; main_clk_50 ; 17.661 ; 17.764 ; Rise       ; main_clk_50     ;
;  HEX2[3]       ; main_clk_50 ; 15.793 ; 15.880 ; Rise       ; main_clk_50     ;
;  HEX2[4]       ; main_clk_50 ; 16.703 ; 16.810 ; Rise       ; main_clk_50     ;
;  HEX2[5]       ; main_clk_50 ; 17.330 ; 17.465 ; Rise       ; main_clk_50     ;
;  HEX2[6]       ; main_clk_50 ; 15.923 ; 15.842 ; Rise       ; main_clk_50     ;
; HEX3[*]        ; main_clk_50 ; 15.290 ; 15.300 ; Rise       ; main_clk_50     ;
;  HEX3[0]       ; main_clk_50 ; 15.290 ; 15.300 ; Rise       ; main_clk_50     ;
;  HEX3[3]       ; main_clk_50 ; 15.080 ; 15.089 ; Rise       ; main_clk_50     ;
;  HEX3[4]       ; main_clk_50 ; 15.127 ; 15.137 ; Rise       ; main_clk_50     ;
;  HEX3[5]       ; main_clk_50 ; 15.127 ; 15.137 ; Rise       ; main_clk_50     ;
; HEX4[*]        ; main_clk_50 ; 11.626 ; 11.499 ; Rise       ; main_clk_50     ;
;  HEX4[0]       ; main_clk_50 ; 9.948  ; 9.964  ; Rise       ; main_clk_50     ;
;  HEX4[1]       ; main_clk_50 ; 11.493 ; 11.461 ; Rise       ; main_clk_50     ;
;  HEX4[2]       ; main_clk_50 ; 9.865  ; 9.831  ; Rise       ; main_clk_50     ;
;  HEX4[3]       ; main_clk_50 ; 11.188 ; 11.100 ; Rise       ; main_clk_50     ;
;  HEX4[4]       ; main_clk_50 ; 11.626 ; 11.442 ; Rise       ; main_clk_50     ;
;  HEX4[5]       ; main_clk_50 ; 9.944  ; 9.989  ; Rise       ; main_clk_50     ;
;  HEX4[6]       ; main_clk_50 ; 11.323 ; 11.499 ; Rise       ; main_clk_50     ;
; HEX5[*]        ; main_clk_50 ; 13.741 ; 13.588 ; Rise       ; main_clk_50     ;
;  HEX5[0]       ; main_clk_50 ; 11.095 ; 11.016 ; Rise       ; main_clk_50     ;
;  HEX5[1]       ; main_clk_50 ; 12.160 ; 12.274 ; Rise       ; main_clk_50     ;
;  HEX5[2]       ; main_clk_50 ; 13.741 ; 13.588 ; Rise       ; main_clk_50     ;
;  HEX5[3]       ; main_clk_50 ; 10.244 ; 10.186 ; Rise       ; main_clk_50     ;
;  HEX5[4]       ; main_clk_50 ; 11.296 ; 11.372 ; Rise       ; main_clk_50     ;
;  HEX5[5]       ; main_clk_50 ; 12.282 ; 12.109 ; Rise       ; main_clk_50     ;
;  HEX5[6]       ; main_clk_50 ; 11.214 ; 11.303 ; Rise       ; main_clk_50     ;
; HEX6[*]        ; main_clk_50 ; 11.758 ; 11.708 ; Rise       ; main_clk_50     ;
;  HEX6[0]       ; main_clk_50 ; 11.224 ; 11.218 ; Rise       ; main_clk_50     ;
;  HEX6[1]       ; main_clk_50 ; 10.377 ; 10.218 ; Rise       ; main_clk_50     ;
;  HEX6[2]       ; main_clk_50 ; 11.145 ; 10.952 ; Rise       ; main_clk_50     ;
;  HEX6[3]       ; main_clk_50 ; 11.130 ; 11.017 ; Rise       ; main_clk_50     ;
;  HEX6[4]       ; main_clk_50 ; 10.044 ; 9.918  ; Rise       ; main_clk_50     ;
;  HEX6[5]       ; main_clk_50 ; 11.758 ; 11.708 ; Rise       ; main_clk_50     ;
;  HEX6[6]       ; main_clk_50 ; 10.076 ; 10.029 ; Rise       ; main_clk_50     ;
; HEX7[*]        ; main_clk_50 ; 10.353 ; 10.270 ; Rise       ; main_clk_50     ;
;  HEX7[0]       ; main_clk_50 ; 10.210 ; 10.089 ; Rise       ; main_clk_50     ;
;  HEX7[1]       ; main_clk_50 ; 9.648  ; 9.567  ; Rise       ; main_clk_50     ;
;  HEX7[2]       ; main_clk_50 ; 9.938  ; 9.935  ; Rise       ; main_clk_50     ;
;  HEX7[3]       ; main_clk_50 ; 9.780  ; 9.793  ; Rise       ; main_clk_50     ;
;  HEX7[4]       ; main_clk_50 ; 9.984  ; 10.032 ; Rise       ; main_clk_50     ;
;  HEX7[5]       ; main_clk_50 ; 10.353 ; 10.270 ; Rise       ; main_clk_50     ;
;  HEX7[6]       ; main_clk_50 ; 10.205 ; 10.131 ; Rise       ; main_clk_50     ;
; I2C_SCLK       ; main_clk_50 ; 9.081  ; 9.067  ; Rise       ; main_clk_50     ;
; I2C_SDAT       ; main_clk_50 ; 13.258 ; 13.176 ; Rise       ; main_clk_50     ;
; OTG_ADDR[*]    ; main_clk_50 ; 12.795 ; 12.836 ; Rise       ; main_clk_50     ;
;  OTG_ADDR[0]   ; main_clk_50 ; 12.795 ; 12.836 ; Rise       ; main_clk_50     ;
;  OTG_ADDR[1]   ; main_clk_50 ; 9.737  ; 9.695  ; Rise       ; main_clk_50     ;
; OTG_CS_N       ; main_clk_50 ; 11.035 ; 11.039 ; Rise       ; main_clk_50     ;
; OTG_DATA[*]    ; main_clk_50 ; 9.757  ; 9.711  ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]   ; main_clk_50 ; 8.653  ; 8.640  ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]   ; main_clk_50 ; 8.841  ; 8.857  ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]   ; main_clk_50 ; 7.701  ; 7.685  ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]   ; main_clk_50 ; 9.034  ; 9.058  ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]   ; main_clk_50 ; 8.280  ; 8.352  ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]   ; main_clk_50 ; 9.278  ; 9.283  ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]   ; main_clk_50 ; 8.695  ; 8.676  ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]   ; main_clk_50 ; 9.757  ; 9.711  ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]   ; main_clk_50 ; 8.542  ; 8.579  ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]   ; main_clk_50 ; 8.625  ; 8.612  ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]  ; main_clk_50 ; 7.904  ; 7.940  ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]  ; main_clk_50 ; 7.646  ; 7.707  ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]  ; main_clk_50 ; 8.668  ; 8.635  ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]  ; main_clk_50 ; 8.555  ; 8.569  ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]  ; main_clk_50 ; 9.003  ; 8.990  ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]  ; main_clk_50 ; 8.237  ; 8.276  ; Rise       ; main_clk_50     ;
; OTG_RD_N       ; main_clk_50 ; 9.777  ; 9.718  ; Rise       ; main_clk_50     ;
; OTG_RST_N      ; main_clk_50 ; 10.040 ; 9.976  ; Rise       ; main_clk_50     ;
; OTG_WR_N       ; main_clk_50 ; 9.926  ; 9.969  ; Rise       ; main_clk_50     ;
; SRAM_ADDR[*]   ; main_clk_50 ; 28.329 ; 28.433 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[0]  ; main_clk_50 ; 23.631 ; 23.577 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[1]  ; main_clk_50 ; 22.989 ; 22.997 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[2]  ; main_clk_50 ; 23.964 ; 24.005 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[3]  ; main_clk_50 ; 22.894 ; 22.993 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[4]  ; main_clk_50 ; 22.073 ; 22.209 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[5]  ; main_clk_50 ; 24.495 ; 24.394 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[6]  ; main_clk_50 ; 23.654 ; 23.717 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[7]  ; main_clk_50 ; 26.130 ; 26.127 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[8]  ; main_clk_50 ; 26.946 ; 26.935 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[9]  ; main_clk_50 ; 27.243 ; 27.323 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[10] ; main_clk_50 ; 27.373 ; 27.267 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[11] ; main_clk_50 ; 25.346 ; 25.276 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[12] ; main_clk_50 ; 26.854 ; 26.949 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[13] ; main_clk_50 ; 26.048 ; 25.964 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[14] ; main_clk_50 ; 25.768 ; 25.742 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[15] ; main_clk_50 ; 28.329 ; 28.433 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[16] ; main_clk_50 ; 25.339 ; 25.260 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[17] ; main_clk_50 ; 27.709 ; 27.695 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[18] ; main_clk_50 ; 27.479 ; 27.387 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[19] ; main_clk_50 ; 27.246 ; 27.317 ; Rise       ; main_clk_50     ;
; VGA_B[*]       ; main_clk_50 ; 21.294 ; 21.322 ; Rise       ; main_clk_50     ;
;  VGA_B[3]      ; main_clk_50 ; 20.401 ; 20.283 ; Rise       ; main_clk_50     ;
;  VGA_B[4]      ; main_clk_50 ; 19.872 ; 19.799 ; Rise       ; main_clk_50     ;
;  VGA_B[5]      ; main_clk_50 ; 21.238 ; 21.082 ; Rise       ; main_clk_50     ;
;  VGA_B[6]      ; main_clk_50 ; 21.294 ; 21.322 ; Rise       ; main_clk_50     ;
;  VGA_B[7]      ; main_clk_50 ; 20.461 ; 20.441 ; Rise       ; main_clk_50     ;
; VGA_BLANK_N    ; main_clk_50 ; 7.887  ; 7.967  ; Rise       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 3.710  ; 3.732  ; Rise       ; main_clk_50     ;
; VGA_G[*]       ; main_clk_50 ; 23.187 ; 23.052 ; Rise       ; main_clk_50     ;
;  VGA_G[2]      ; main_clk_50 ; 22.781 ; 22.617 ; Rise       ; main_clk_50     ;
;  VGA_G[3]      ; main_clk_50 ; 20.165 ; 20.103 ; Rise       ; main_clk_50     ;
;  VGA_G[4]      ; main_clk_50 ; 22.598 ; 22.475 ; Rise       ; main_clk_50     ;
;  VGA_G[5]      ; main_clk_50 ; 23.187 ; 23.052 ; Rise       ; main_clk_50     ;
;  VGA_G[6]      ; main_clk_50 ; 20.328 ; 20.342 ; Rise       ; main_clk_50     ;
;  VGA_G[7]      ; main_clk_50 ; 22.880 ; 22.853 ; Rise       ; main_clk_50     ;
; VGA_HS         ; main_clk_50 ; 7.812  ; 7.844  ; Rise       ; main_clk_50     ;
; VGA_R[*]       ; main_clk_50 ; 22.311 ; 22.352 ; Rise       ; main_clk_50     ;
;  VGA_R[3]      ; main_clk_50 ; 21.524 ; 21.450 ; Rise       ; main_clk_50     ;
;  VGA_R[4]      ; main_clk_50 ; 21.917 ; 21.816 ; Rise       ; main_clk_50     ;
;  VGA_R[5]      ; main_clk_50 ; 20.542 ; 20.534 ; Rise       ; main_clk_50     ;
;  VGA_R[6]      ; main_clk_50 ; 22.249 ; 22.352 ; Rise       ; main_clk_50     ;
;  VGA_R[7]      ; main_clk_50 ; 22.311 ; 22.226 ; Rise       ; main_clk_50     ;
; VGA_VS         ; main_clk_50 ; 7.862  ; 7.788  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.812  ; 0.904  ; Fall       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 3.710  ; 3.732  ; Fall       ; main_clk_50     ;
+----------------+-------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+----------------+-------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+-------------+--------+--------+------------+-----------------+
; AUD_DACDAT     ; main_clk_50 ; 13.033 ; 12.918 ; Rise       ; main_clk_50     ;
; AUD_XCK        ; main_clk_50 ; 8.150  ; 8.152  ; Rise       ; main_clk_50     ;
; DRAM_ADDR[*]   ; main_clk_50 ; 2.703  ; 2.674  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 2.855  ; 2.829  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 2.802  ; 2.776  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 2.703  ; 2.674  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 2.879  ; 2.853  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 2.812  ; 2.786  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 2.826  ; 2.800  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 2.738  ; 2.709  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 2.762  ; 2.733  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 2.830  ; 2.804  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 2.824  ; 2.798  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 2.773  ; 2.744  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 2.851  ; 2.825  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 2.836  ; 2.810  ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 2.713  ; 2.684  ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 2.713  ; 2.684  ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 2.854  ; 2.828  ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 2.818  ; 2.792  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.354  ; 0.444  ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 2.874  ; 2.848  ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 2.772  ; 2.743  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 2.834  ; 2.808  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 2.878  ; 2.852  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 2.889  ; 2.863  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 2.884  ; 2.858  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 2.879  ; 2.853  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 2.896  ; 2.870  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 2.906  ; 2.880  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 2.895  ; 2.869  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 2.861  ; 2.835  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 2.871  ; 2.845  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 2.913  ; 2.887  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 2.832  ; 2.806  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 2.893  ; 2.867  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 2.906  ; 2.880  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 2.772  ; 2.743  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 2.891  ; 2.865  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 2.842  ; 2.816  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 2.832  ; 2.806  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 2.867  ; 2.841  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 2.859  ; 2.833  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 2.849  ; 2.823  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 2.821  ; 2.795  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 2.852  ; 2.826  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 2.826  ; 2.800  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 2.831  ; 2.805  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 2.856  ; 2.830  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 2.886  ; 2.860  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 2.886  ; 2.860  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 2.865  ; 2.839  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 2.865  ; 2.839  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 2.895  ; 2.869  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 2.901  ; 2.875  ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 2.747  ; 2.718  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 2.891  ; 2.865  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 2.828  ; 2.802  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 2.852  ; 2.826  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 2.747  ; 2.718  ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 2.834  ; 2.808  ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 2.815  ; 2.789  ; Rise       ; main_clk_50     ;
; FL_ADDR[*]     ; main_clk_50 ; 6.813  ; 6.748  ; Rise       ; main_clk_50     ;
;  FL_ADDR[0]    ; main_clk_50 ; 7.505  ; 7.465  ; Rise       ; main_clk_50     ;
;  FL_ADDR[1]    ; main_clk_50 ; 7.284  ; 7.269  ; Rise       ; main_clk_50     ;
;  FL_ADDR[2]    ; main_clk_50 ; 7.335  ; 7.246  ; Rise       ; main_clk_50     ;
;  FL_ADDR[3]    ; main_clk_50 ; 7.766  ; 7.725  ; Rise       ; main_clk_50     ;
;  FL_ADDR[4]    ; main_clk_50 ; 7.313  ; 7.223  ; Rise       ; main_clk_50     ;
;  FL_ADDR[5]    ; main_clk_50 ; 7.363  ; 7.268  ; Rise       ; main_clk_50     ;
;  FL_ADDR[6]    ; main_clk_50 ; 7.341  ; 7.251  ; Rise       ; main_clk_50     ;
;  FL_ADDR[7]    ; main_clk_50 ; 8.374  ; 8.398  ; Rise       ; main_clk_50     ;
;  FL_ADDR[8]    ; main_clk_50 ; 6.835  ; 6.776  ; Rise       ; main_clk_50     ;
;  FL_ADDR[9]    ; main_clk_50 ; 6.822  ; 6.768  ; Rise       ; main_clk_50     ;
;  FL_ADDR[10]   ; main_clk_50 ; 7.504  ; 7.487  ; Rise       ; main_clk_50     ;
;  FL_ADDR[11]   ; main_clk_50 ; 7.779  ; 7.690  ; Rise       ; main_clk_50     ;
;  FL_ADDR[12]   ; main_clk_50 ; 7.657  ; 7.624  ; Rise       ; main_clk_50     ;
;  FL_ADDR[13]   ; main_clk_50 ; 7.890  ; 7.841  ; Rise       ; main_clk_50     ;
;  FL_ADDR[14]   ; main_clk_50 ; 7.448  ; 7.427  ; Rise       ; main_clk_50     ;
;  FL_ADDR[15]   ; main_clk_50 ; 9.809  ; 9.792  ; Rise       ; main_clk_50     ;
;  FL_ADDR[16]   ; main_clk_50 ; 7.194  ; 7.178  ; Rise       ; main_clk_50     ;
;  FL_ADDR[17]   ; main_clk_50 ; 7.275  ; 7.255  ; Rise       ; main_clk_50     ;
;  FL_ADDR[18]   ; main_clk_50 ; 6.813  ; 6.748  ; Rise       ; main_clk_50     ;
;  FL_ADDR[19]   ; main_clk_50 ; 7.035  ; 6.947  ; Rise       ; main_clk_50     ;
;  FL_ADDR[20]   ; main_clk_50 ; 7.352  ; 7.282  ; Rise       ; main_clk_50     ;
;  FL_ADDR[21]   ; main_clk_50 ; 8.166  ; 8.097  ; Rise       ; main_clk_50     ;
;  FL_ADDR[22]   ; main_clk_50 ; 7.314  ; 7.211  ; Rise       ; main_clk_50     ;
; HEX0[*]        ; main_clk_50 ; 10.825 ; 10.895 ; Rise       ; main_clk_50     ;
;  HEX0[0]       ; main_clk_50 ; 11.210 ; 11.187 ; Rise       ; main_clk_50     ;
;  HEX0[1]       ; main_clk_50 ; 12.822 ; 12.764 ; Rise       ; main_clk_50     ;
;  HEX0[2]       ; main_clk_50 ; 13.296 ; 13.257 ; Rise       ; main_clk_50     ;
;  HEX0[3]       ; main_clk_50 ; 10.825 ; 10.895 ; Rise       ; main_clk_50     ;
;  HEX0[4]       ; main_clk_50 ; 11.099 ; 11.170 ; Rise       ; main_clk_50     ;
;  HEX0[5]       ; main_clk_50 ; 12.811 ; 12.955 ; Rise       ; main_clk_50     ;
;  HEX0[6]       ; main_clk_50 ; 11.630 ; 11.416 ; Rise       ; main_clk_50     ;
; HEX1[*]        ; main_clk_50 ; 11.807 ; 11.687 ; Rise       ; main_clk_50     ;
;  HEX1[0]       ; main_clk_50 ; 11.807 ; 11.687 ; Rise       ; main_clk_50     ;
;  HEX1[1]       ; main_clk_50 ; 12.057 ; 11.989 ; Rise       ; main_clk_50     ;
;  HEX1[2]       ; main_clk_50 ; 13.130 ; 13.140 ; Rise       ; main_clk_50     ;
;  HEX1[3]       ; main_clk_50 ; 11.993 ; 12.022 ; Rise       ; main_clk_50     ;
;  HEX1[4]       ; main_clk_50 ; 12.182 ; 12.081 ; Rise       ; main_clk_50     ;
;  HEX1[5]       ; main_clk_50 ; 14.644 ; 14.715 ; Rise       ; main_clk_50     ;
;  HEX1[6]       ; main_clk_50 ; 13.389 ; 13.285 ; Rise       ; main_clk_50     ;
; HEX2[*]        ; main_clk_50 ; 10.186 ; 10.234 ; Rise       ; main_clk_50     ;
;  HEX2[0]       ; main_clk_50 ; 10.569 ; 10.546 ; Rise       ; main_clk_50     ;
;  HEX2[1]       ; main_clk_50 ; 12.197 ; 12.105 ; Rise       ; main_clk_50     ;
;  HEX2[2]       ; main_clk_50 ; 12.049 ; 12.077 ; Rise       ; main_clk_50     ;
;  HEX2[3]       ; main_clk_50 ; 10.186 ; 10.234 ; Rise       ; main_clk_50     ;
;  HEX2[4]       ; main_clk_50 ; 11.060 ; 11.214 ; Rise       ; main_clk_50     ;
;  HEX2[5]       ; main_clk_50 ; 11.661 ; 11.838 ; Rise       ; main_clk_50     ;
;  HEX2[6]       ; main_clk_50 ; 10.281 ; 10.235 ; Rise       ; main_clk_50     ;
; HEX3[*]        ; main_clk_50 ; 10.140 ; 10.165 ; Rise       ; main_clk_50     ;
;  HEX3[0]       ; main_clk_50 ; 10.341 ; 10.367 ; Rise       ; main_clk_50     ;
;  HEX3[3]       ; main_clk_50 ; 10.140 ; 10.165 ; Rise       ; main_clk_50     ;
;  HEX3[4]       ; main_clk_50 ; 10.187 ; 10.213 ; Rise       ; main_clk_50     ;
;  HEX3[5]       ; main_clk_50 ; 10.187 ; 10.213 ; Rise       ; main_clk_50     ;
; HEX4[*]        ; main_clk_50 ; 8.842  ; 8.860  ; Rise       ; main_clk_50     ;
;  HEX4[0]       ; main_clk_50 ; 8.842  ; 8.860  ; Rise       ; main_clk_50     ;
;  HEX4[1]       ; main_clk_50 ; 10.702 ; 10.606 ; Rise       ; main_clk_50     ;
;  HEX4[2]       ; main_clk_50 ; 9.231  ; 9.050  ; Rise       ; main_clk_50     ;
;  HEX4[3]       ; main_clk_50 ; 10.369 ; 10.285 ; Rise       ; main_clk_50     ;
;  HEX4[4]       ; main_clk_50 ; 10.789 ; 10.701 ; Rise       ; main_clk_50     ;
;  HEX4[5]       ; main_clk_50 ; 9.205  ; 9.355  ; Rise       ; main_clk_50     ;
;  HEX4[6]       ; main_clk_50 ; 10.493 ; 10.646 ; Rise       ; main_clk_50     ;
; HEX5[*]        ; main_clk_50 ; 8.627  ; 8.569  ; Rise       ; main_clk_50     ;
;  HEX5[0]       ; main_clk_50 ; 10.166 ; 10.099 ; Rise       ; main_clk_50     ;
;  HEX5[1]       ; main_clk_50 ; 10.518 ; 10.719 ; Rise       ; main_clk_50     ;
;  HEX5[2]       ; main_clk_50 ; 12.021 ; 11.833 ; Rise       ; main_clk_50     ;
;  HEX5[3]       ; main_clk_50 ; 8.627  ; 8.569  ; Rise       ; main_clk_50     ;
;  HEX5[4]       ; main_clk_50 ; 9.636  ; 9.712  ; Rise       ; main_clk_50     ;
;  HEX5[5]       ; main_clk_50 ; 10.580 ; 10.417 ; Rise       ; main_clk_50     ;
;  HEX5[6]       ; main_clk_50 ; 9.556  ; 9.646  ; Rise       ; main_clk_50     ;
; HEX6[*]        ; main_clk_50 ; 9.325  ; 9.220  ; Rise       ; main_clk_50     ;
;  HEX6[0]       ; main_clk_50 ; 9.935  ; 9.951  ; Rise       ; main_clk_50     ;
;  HEX6[1]       ; main_clk_50 ; 9.602  ; 9.460  ; Rise       ; main_clk_50     ;
;  HEX6[2]       ; main_clk_50 ; 10.341 ; 10.247 ; Rise       ; main_clk_50     ;
;  HEX6[3]       ; main_clk_50 ; 10.321 ; 10.215 ; Rise       ; main_clk_50     ;
;  HEX6[4]       ; main_clk_50 ; 9.374  ; 9.220  ; Rise       ; main_clk_50     ;
;  HEX6[5]       ; main_clk_50 ; 10.984 ; 10.962 ; Rise       ; main_clk_50     ;
;  HEX6[6]       ; main_clk_50 ; 9.325  ; 9.283  ; Rise       ; main_clk_50     ;
; HEX7[*]        ; main_clk_50 ; 8.770  ; 8.828  ; Rise       ; main_clk_50     ;
;  HEX7[0]       ; main_clk_50 ; 8.936  ; 8.859  ; Rise       ; main_clk_50     ;
;  HEX7[1]       ; main_clk_50 ; 8.770  ; 8.828  ; Rise       ; main_clk_50     ;
;  HEX7[2]       ; main_clk_50 ; 9.049  ; 9.117  ; Rise       ; main_clk_50     ;
;  HEX7[3]       ; main_clk_50 ; 8.945  ; 8.982  ; Rise       ; main_clk_50     ;
;  HEX7[4]       ; main_clk_50 ; 9.329  ; 9.169  ; Rise       ; main_clk_50     ;
;  HEX7[5]       ; main_clk_50 ; 9.560  ; 9.408  ; Rise       ; main_clk_50     ;
;  HEX7[6]       ; main_clk_50 ; 9.386  ; 9.304  ; Rise       ; main_clk_50     ;
; I2C_SCLK       ; main_clk_50 ; 8.468  ; 8.404  ; Rise       ; main_clk_50     ;
; I2C_SDAT       ; main_clk_50 ; 8.979  ; 8.843  ; Rise       ; main_clk_50     ;
; OTG_ADDR[*]    ; main_clk_50 ; 9.395  ; 9.354  ; Rise       ; main_clk_50     ;
;  OTG_ADDR[0]   ; main_clk_50 ; 12.378 ; 12.421 ; Rise       ; main_clk_50     ;
;  OTG_ADDR[1]   ; main_clk_50 ; 9.395  ; 9.354  ; Rise       ; main_clk_50     ;
; OTG_CS_N       ; main_clk_50 ; 10.642 ; 10.644 ; Rise       ; main_clk_50     ;
; OTG_DATA[*]    ; main_clk_50 ; 7.386  ; 7.422  ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]   ; main_clk_50 ; 8.352  ; 8.339  ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]   ; main_clk_50 ; 8.532  ; 8.546  ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]   ; main_clk_50 ; 7.439  ; 7.422  ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]   ; main_clk_50 ; 8.718  ; 8.739  ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]   ; main_clk_50 ; 7.994  ; 8.061  ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]   ; main_clk_50 ; 8.952  ; 8.956  ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]   ; main_clk_50 ; 8.392  ; 8.372  ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]   ; main_clk_50 ; 9.408  ; 9.362  ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]   ; main_clk_50 ; 8.246  ; 8.280  ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]   ; main_clk_50 ; 8.325  ; 8.311  ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]  ; main_clk_50 ; 7.634  ; 7.667  ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]  ; main_clk_50 ; 7.386  ; 7.444  ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]  ; main_clk_50 ; 8.367  ; 8.333  ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]  ; main_clk_50 ; 8.259  ; 8.272  ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]  ; main_clk_50 ; 8.688  ; 8.674  ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]  ; main_clk_50 ; 7.952  ; 7.989  ; Rise       ; main_clk_50     ;
; OTG_RD_N       ; main_clk_50 ; 9.434  ; 9.376  ; Rise       ; main_clk_50     ;
; OTG_RST_N      ; main_clk_50 ; 9.686  ; 9.623  ; Rise       ; main_clk_50     ;
; OTG_WR_N       ; main_clk_50 ; 9.578  ; 9.618  ; Rise       ; main_clk_50     ;
; SRAM_ADDR[*]   ; main_clk_50 ; 8.230  ; 8.307  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[0]  ; main_clk_50 ; 10.388 ; 10.299 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[1]  ; main_clk_50 ; 9.877  ; 9.835  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[2]  ; main_clk_50 ; 9.673  ; 9.728  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[3]  ; main_clk_50 ; 8.964  ; 8.990  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[4]  ; main_clk_50 ; 8.230  ; 8.307  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[5]  ; main_clk_50 ; 10.703 ; 10.628 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[6]  ; main_clk_50 ; 9.206  ; 9.261  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[7]  ; main_clk_50 ; 10.886 ; 10.787 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[8]  ; main_clk_50 ; 11.059 ; 11.051 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[9]  ; main_clk_50 ; 11.679 ; 11.741 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[10] ; main_clk_50 ; 11.711 ; 11.653 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[11] ; main_clk_50 ; 9.855  ; 9.774  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[12] ; main_clk_50 ; 10.825 ; 10.963 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[13] ; main_clk_50 ; 9.547  ; 9.509  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[14] ; main_clk_50 ; 9.243  ; 9.261  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[15] ; main_clk_50 ; 11.768 ; 11.915 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[16] ; main_clk_50 ; 8.832  ; 8.799  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[17] ; main_clk_50 ; 11.112 ; 11.102 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[18] ; main_clk_50 ; 10.885 ; 10.839 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[19] ; main_clk_50 ; 10.544 ; 10.659 ; Rise       ; main_clk_50     ;
; VGA_B[*]       ; main_clk_50 ; 6.030  ; 5.989  ; Rise       ; main_clk_50     ;
;  VGA_B[3]      ; main_clk_50 ; 7.378  ; 7.263  ; Rise       ; main_clk_50     ;
;  VGA_B[4]      ; main_clk_50 ; 6.433  ; 6.362  ; Rise       ; main_clk_50     ;
;  VGA_B[5]      ; main_clk_50 ; 7.746  ; 7.596  ; Rise       ; main_clk_50     ;
;  VGA_B[6]      ; main_clk_50 ; 7.514  ; 7.519  ; Rise       ; main_clk_50     ;
;  VGA_B[7]      ; main_clk_50 ; 6.030  ; 5.989  ; Rise       ; main_clk_50     ;
; VGA_BLANK_N    ; main_clk_50 ; 7.135  ; 7.211  ; Rise       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 3.137  ; 3.158  ; Rise       ; main_clk_50     ;
; VGA_G[*]       ; main_clk_50 ; 6.569  ; 6.560  ; Rise       ; main_clk_50     ;
;  VGA_G[2]      ; main_clk_50 ; 9.394  ; 9.192  ; Rise       ; main_clk_50     ;
;  VGA_G[3]      ; main_clk_50 ; 7.147  ; 7.086  ; Rise       ; main_clk_50     ;
;  VGA_G[4]      ; main_clk_50 ; 8.602  ; 8.470  ; Rise       ; main_clk_50     ;
;  VGA_G[5]      ; main_clk_50 ; 9.318  ; 9.165  ; Rise       ; main_clk_50     ;
;  VGA_G[6]      ; main_clk_50 ; 6.569  ; 6.560  ; Rise       ; main_clk_50     ;
;  VGA_G[7]      ; main_clk_50 ; 8.618  ; 8.592  ; Rise       ; main_clk_50     ;
; VGA_HS         ; main_clk_50 ; 7.063  ; 7.092  ; Rise       ; main_clk_50     ;
; VGA_R[*]       ; main_clk_50 ; 6.776  ; 6.745  ; Rise       ; main_clk_50     ;
;  VGA_R[3]      ; main_clk_50 ; 8.019  ; 7.947  ; Rise       ; main_clk_50     ;
;  VGA_R[4]      ; main_clk_50 ; 8.394  ; 8.297  ; Rise       ; main_clk_50     ;
;  VGA_R[5]      ; main_clk_50 ; 6.776  ; 6.745  ; Rise       ; main_clk_50     ;
;  VGA_R[6]      ; main_clk_50 ; 7.746  ; 7.823  ; Rise       ; main_clk_50     ;
;  VGA_R[7]      ; main_clk_50 ; 7.804  ; 7.701  ; Rise       ; main_clk_50     ;
; VGA_VS         ; main_clk_50 ; 7.112  ; 7.039  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.354  ; 0.444  ; Fall       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 3.137  ; 3.158  ; Fall       ; main_clk_50     ;
+----------------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Output Enable Times                                                          ;
+---------------+-------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+-------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]    ; main_clk_50 ; 3.106  ; 3.024  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]   ; main_clk_50 ; 3.196  ; 3.119  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]   ; main_clk_50 ; 3.221  ; 3.144  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]   ; main_clk_50 ; 3.232  ; 3.155  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]   ; main_clk_50 ; 3.216  ; 3.139  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]   ; main_clk_50 ; 3.232  ; 3.155  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]   ; main_clk_50 ; 3.229  ; 3.152  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]   ; main_clk_50 ; 3.229  ; 3.152  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]   ; main_clk_50 ; 3.238  ; 3.161  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]   ; main_clk_50 ; 3.214  ; 3.137  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]   ; main_clk_50 ; 3.214  ; 3.137  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]  ; main_clk_50 ; 3.225  ; 3.148  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]  ; main_clk_50 ; 3.183  ; 3.106  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]  ; main_clk_50 ; 3.225  ; 3.148  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]  ; main_clk_50 ; 3.208  ; 3.131  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]  ; main_clk_50 ; 3.106  ; 3.024  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]  ; main_clk_50 ; 3.214  ; 3.137  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]  ; main_clk_50 ; 3.215  ; 3.138  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]  ; main_clk_50 ; 3.204  ; 3.127  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]  ; main_clk_50 ; 3.219  ; 3.142  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]  ; main_clk_50 ; 3.211  ; 3.134  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]  ; main_clk_50 ; 3.211  ; 3.134  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]  ; main_clk_50 ; 3.182  ; 3.105  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]  ; main_clk_50 ; 3.215  ; 3.138  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]  ; main_clk_50 ; 3.209  ; 3.132  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]  ; main_clk_50 ; 3.214  ; 3.137  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]  ; main_clk_50 ; 3.240  ; 3.163  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]  ; main_clk_50 ; 3.240  ; 3.163  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]  ; main_clk_50 ; 3.240  ; 3.163  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]  ; main_clk_50 ; 3.238  ; 3.161  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]  ; main_clk_50 ; 3.238  ; 3.161  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]  ; main_clk_50 ; 3.238  ; 3.161  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]  ; main_clk_50 ; 3.234  ; 3.157  ; Rise       ; main_clk_50     ;
; I2C_SDAT      ; main_clk_50 ; 9.899  ; 9.802  ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 10.892 ; 10.815 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 12.665 ; 12.588 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 12.307 ; 12.230 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 12.665 ; 12.588 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 12.307 ; 12.230 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 11.954 ; 11.877 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 11.954 ; 11.877 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 12.644 ; 12.567 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 11.140 ; 11.058 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 11.240 ; 11.163 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 11.240 ; 11.163 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 11.962 ; 11.885 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 11.962 ; 11.885 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 11.269 ; 11.192 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 11.613 ; 11.536 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 10.892 ; 10.815 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 11.269 ; 11.192 ; Rise       ; main_clk_50     ;
+---------------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                  ;
+---------------+-------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+-------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]    ; main_clk_50 ; 2.625  ; 2.543  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]   ; main_clk_50 ; 2.715  ; 2.638  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]   ; main_clk_50 ; 2.739  ; 2.662  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]   ; main_clk_50 ; 2.750  ; 2.673  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]   ; main_clk_50 ; 2.735  ; 2.658  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]   ; main_clk_50 ; 2.750  ; 2.673  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]   ; main_clk_50 ; 2.747  ; 2.670  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]   ; main_clk_50 ; 2.747  ; 2.670  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]   ; main_clk_50 ; 2.756  ; 2.679  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]   ; main_clk_50 ; 2.732  ; 2.655  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]   ; main_clk_50 ; 2.732  ; 2.655  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]  ; main_clk_50 ; 2.744  ; 2.667  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]  ; main_clk_50 ; 2.703  ; 2.626  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]  ; main_clk_50 ; 2.744  ; 2.667  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]  ; main_clk_50 ; 2.727  ; 2.650  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]  ; main_clk_50 ; 2.625  ; 2.543  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]  ; main_clk_50 ; 2.732  ; 2.655  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]  ; main_clk_50 ; 2.733  ; 2.656  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]  ; main_clk_50 ; 2.723  ; 2.646  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]  ; main_clk_50 ; 2.738  ; 2.661  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]  ; main_clk_50 ; 2.730  ; 2.653  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]  ; main_clk_50 ; 2.730  ; 2.653  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]  ; main_clk_50 ; 2.702  ; 2.625  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]  ; main_clk_50 ; 2.733  ; 2.656  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]  ; main_clk_50 ; 2.727  ; 2.650  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]  ; main_clk_50 ; 2.732  ; 2.655  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]  ; main_clk_50 ; 2.757  ; 2.680  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]  ; main_clk_50 ; 2.757  ; 2.680  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]  ; main_clk_50 ; 2.757  ; 2.680  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]  ; main_clk_50 ; 2.756  ; 2.679  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]  ; main_clk_50 ; 2.756  ; 2.679  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]  ; main_clk_50 ; 2.756  ; 2.679  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]  ; main_clk_50 ; 2.752  ; 2.675  ; Rise       ; main_clk_50     ;
; I2C_SDAT      ; main_clk_50 ; 9.110  ; 9.013  ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 10.510 ; 10.433 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 12.212 ; 12.135 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 11.869 ; 11.792 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 12.212 ; 12.135 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 11.869 ; 11.792 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 11.529 ; 11.452 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 11.529 ; 11.452 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 12.191 ; 12.114 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 10.745 ; 10.663 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 10.843 ; 10.766 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 10.843 ; 10.766 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 11.537 ; 11.460 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 11.537 ; 11.460 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 10.872 ; 10.795 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 11.202 ; 11.125 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 10.510 ; 10.433 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 10.872 ; 10.795 ; Rise       ; main_clk_50     ;
+---------------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Output Disable Times                                                               ;
+---------------+-------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+-------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]    ; main_clk_50 ; 3.092     ; 3.174     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]   ; main_clk_50 ; 3.187     ; 3.264     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]   ; main_clk_50 ; 3.212     ; 3.289     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]   ; main_clk_50 ; 3.223     ; 3.300     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]   ; main_clk_50 ; 3.207     ; 3.284     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]   ; main_clk_50 ; 3.223     ; 3.300     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]   ; main_clk_50 ; 3.220     ; 3.297     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]   ; main_clk_50 ; 3.220     ; 3.297     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]   ; main_clk_50 ; 3.229     ; 3.306     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]   ; main_clk_50 ; 3.205     ; 3.282     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]   ; main_clk_50 ; 3.205     ; 3.282     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]  ; main_clk_50 ; 3.216     ; 3.293     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]  ; main_clk_50 ; 3.174     ; 3.251     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]  ; main_clk_50 ; 3.216     ; 3.293     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]  ; main_clk_50 ; 3.199     ; 3.276     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]  ; main_clk_50 ; 3.092     ; 3.174     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]  ; main_clk_50 ; 3.205     ; 3.282     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]  ; main_clk_50 ; 3.206     ; 3.283     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]  ; main_clk_50 ; 3.195     ; 3.272     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]  ; main_clk_50 ; 3.210     ; 3.287     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]  ; main_clk_50 ; 3.202     ; 3.279     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]  ; main_clk_50 ; 3.202     ; 3.279     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]  ; main_clk_50 ; 3.173     ; 3.250     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]  ; main_clk_50 ; 3.206     ; 3.283     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]  ; main_clk_50 ; 3.200     ; 3.277     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]  ; main_clk_50 ; 3.205     ; 3.282     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]  ; main_clk_50 ; 3.231     ; 3.308     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]  ; main_clk_50 ; 3.231     ; 3.308     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]  ; main_clk_50 ; 3.231     ; 3.308     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]  ; main_clk_50 ; 3.229     ; 3.306     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]  ; main_clk_50 ; 3.229     ; 3.306     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]  ; main_clk_50 ; 3.229     ; 3.306     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]  ; main_clk_50 ; 3.225     ; 3.302     ; Rise       ; main_clk_50     ;
; I2C_SDAT      ; main_clk_50 ; 9.678     ; 9.775     ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 10.750    ; 10.827    ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 12.505    ; 12.582    ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 12.156    ; 12.233    ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 12.505    ; 12.582    ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 12.156    ; 12.233    ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 11.804    ; 11.881    ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 11.804    ; 11.881    ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 12.487    ; 12.564    ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 10.989    ; 11.071    ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 11.094    ; 11.171    ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 11.094    ; 11.171    ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 11.812    ; 11.889    ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 11.812    ; 11.889    ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 11.127    ; 11.204    ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 11.468    ; 11.545    ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 10.750    ; 10.827    ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 11.127    ; 11.204    ; Rise       ; main_clk_50     ;
+---------------+-------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                       ;
+---------------+-------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+-------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]    ; main_clk_50 ; 2.609     ; 2.691     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]   ; main_clk_50 ; 2.704     ; 2.781     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]   ; main_clk_50 ; 2.728     ; 2.805     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]   ; main_clk_50 ; 2.739     ; 2.816     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]   ; main_clk_50 ; 2.724     ; 2.801     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]   ; main_clk_50 ; 2.739     ; 2.816     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]   ; main_clk_50 ; 2.736     ; 2.813     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]   ; main_clk_50 ; 2.736     ; 2.813     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]   ; main_clk_50 ; 2.745     ; 2.822     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]   ; main_clk_50 ; 2.721     ; 2.798     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]   ; main_clk_50 ; 2.721     ; 2.798     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]  ; main_clk_50 ; 2.733     ; 2.810     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]  ; main_clk_50 ; 2.692     ; 2.769     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]  ; main_clk_50 ; 2.733     ; 2.810     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]  ; main_clk_50 ; 2.716     ; 2.793     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]  ; main_clk_50 ; 2.609     ; 2.691     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]  ; main_clk_50 ; 2.721     ; 2.798     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]  ; main_clk_50 ; 2.722     ; 2.799     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]  ; main_clk_50 ; 2.712     ; 2.789     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]  ; main_clk_50 ; 2.727     ; 2.804     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]  ; main_clk_50 ; 2.719     ; 2.796     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]  ; main_clk_50 ; 2.719     ; 2.796     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]  ; main_clk_50 ; 2.691     ; 2.768     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]  ; main_clk_50 ; 2.722     ; 2.799     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]  ; main_clk_50 ; 2.716     ; 2.793     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]  ; main_clk_50 ; 2.721     ; 2.798     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]  ; main_clk_50 ; 2.746     ; 2.823     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]  ; main_clk_50 ; 2.746     ; 2.823     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]  ; main_clk_50 ; 2.746     ; 2.823     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]  ; main_clk_50 ; 2.745     ; 2.822     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]  ; main_clk_50 ; 2.745     ; 2.822     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]  ; main_clk_50 ; 2.745     ; 2.822     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]  ; main_clk_50 ; 2.741     ; 2.818     ; Rise       ; main_clk_50     ;
; I2C_SDAT      ; main_clk_50 ; 8.993     ; 9.090     ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 10.371    ; 10.448    ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 12.055    ; 12.132    ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 11.720    ; 11.797    ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 12.055    ; 12.132    ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 11.720    ; 11.797    ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 11.382    ; 11.459    ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 11.382    ; 11.459    ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 12.037    ; 12.114    ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 10.596    ; 10.678    ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 10.701    ; 10.778    ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 10.701    ; 10.778    ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 11.390    ; 11.467    ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 11.390    ; 11.467    ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 10.732    ; 10.809    ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 11.060    ; 11.137    ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 10.371    ; 10.448    ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 10.732    ; 10.809    ; Rise       ; main_clk_50     ;
+---------------+-------------+-----------+-----------+------------+-----------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.438 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 52.76 MHz  ; 52.76 MHz       ; main_clk_50         ;      ;
; 164.42 MHz ; 164.42 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 1.046  ; 0.000         ;
; altera_reserved_tck ; 46.959 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; main_clk_50         ; 0.339 ; 0.000         ;
; altera_reserved_tck ; 0.353 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 13.621 ; 0.000         ;
; altera_reserved_tck ; 48.248 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; main_clk_50         ; 0.955 ; 0.000         ;
; altera_reserved_tck ; 1.040 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; main_clk_50         ; 9.644  ; 0.000             ;
; altera_reserved_tck ; 49.580 ; 0.000             ;
+---------------------+--------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.046 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.169      ; 19.173     ;
; 1.072 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.220      ; 19.198     ;
; 1.078 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.183      ; 19.155     ;
; 1.114 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.195      ; 19.131     ;
; 1.118 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.193      ; 19.125     ;
; 1.126 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.209      ; 19.133     ;
; 1.133 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.149      ; 19.066     ;
; 1.149 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a37~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.176      ; 19.077     ;
; 1.155 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.149      ; 19.044     ;
; 1.159 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.200      ; 19.091     ;
; 1.165 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.163      ; 19.048     ;
; 1.171 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.149      ; 19.028     ;
; 1.180 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.189      ; 19.059     ;
; 1.181 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.200      ; 19.069     ;
; 1.187 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.169      ; 19.032     ;
; 1.187 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.163      ; 19.026     ;
; 1.197 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a46~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.203      ; 19.056     ;
; 1.197 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.200      ; 19.053     ;
; 1.201 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.175      ; 19.024     ;
; 1.203 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.163      ; 19.010     ;
; 1.205 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.173      ; 19.018     ;
; 1.208 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a43~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.216      ; 19.058     ;
; 1.213 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.220      ; 19.057     ;
; 1.213 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.189      ; 19.026     ;
; 1.219 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.183      ; 19.014     ;
; 1.223 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.170      ; 18.997     ;
; 1.223 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.175      ; 19.002     ;
; 1.227 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.173      ; 18.996     ;
; 1.235 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.189      ; 19.004     ;
; 1.236 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a37~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.156      ; 18.970     ;
; 1.237 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.169      ; 18.982     ;
; 1.239 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.175      ; 18.986     ;
; 1.243 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.173      ; 18.980     ;
; 1.249 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.221      ; 19.022     ;
; 1.251 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.189      ; 18.988     ;
; 1.253 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.167      ; 18.964     ;
; 1.255 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.195      ; 18.990     ;
; 1.255 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.184      ; 18.979     ;
; 1.258 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a37~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.156      ; 18.948     ;
; 1.259 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.193      ; 18.984     ;
; 1.260 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.147      ; 18.937     ;
; 1.263 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.220      ; 19.007     ;
; 1.266 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.149      ; 18.933     ;
; 1.267 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.209      ; 18.992     ;
; 1.267 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.169      ; 18.952     ;
; 1.269 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.183      ; 18.964     ;
; 1.274 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a37~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.156      ; 18.932     ;
; 1.277 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.167      ; 18.940     ;
; 1.279 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.218      ; 18.989     ;
; 1.282 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a44~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.206      ; 18.974     ;
; 1.285 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.181      ; 18.946     ;
; 1.286 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.198      ; 18.962     ;
; 1.287 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.188      ; 18.951     ;
; 1.289 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.169      ; 18.930     ;
; 1.290 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a42~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.177      ; 18.937     ;
; 1.290 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a37~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.176      ; 18.936     ;
; 1.291 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.196      ; 18.955     ;
; 1.292 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.218      ; 18.976     ;
; 1.292 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.200      ; 18.958     ;
; 1.292 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.161      ; 18.919     ;
; 1.295 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.194      ; 18.949     ;
; 1.298 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.163      ; 18.915     ;
; 1.303 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.210      ; 18.957     ;
; 1.303 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.218      ; 18.965     ;
; 1.305 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.195      ; 18.940     ;
; 1.305 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a46~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.204      ; 18.949     ;
; 1.305 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.169      ; 18.914     ;
; 1.306 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.170      ; 18.914     ;
; 1.309 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.193      ; 18.934     ;
; 1.309 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.181      ; 18.922     ;
; 1.316 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a43~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.217      ; 18.951     ;
; 1.317 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.209      ; 18.942     ;
; 1.319 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.202      ; 18.933     ;
; 1.321 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.189      ; 18.918     ;
; 1.321 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.193      ; 18.922     ;
; 1.325 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.191      ; 18.916     ;
; 1.326 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a37~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.177      ; 18.901     ;
; 1.327 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a46~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.204      ; 18.927     ;
; 1.328 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.173      ; 18.895     ;
; 1.331 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.169      ; 18.888     ;
; 1.332 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.221      ; 18.939     ;
; 1.332 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.171      ; 18.889     ;
; 1.333 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.207      ; 18.924     ;
; 1.334 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.175      ; 18.891     ;
; 1.338 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a46~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.203      ; 18.915     ;
; 1.338 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.184      ; 18.896     ;
; 1.338 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.173      ; 18.885     ;
; 1.338 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a43~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.217      ; 18.929     ;
; 1.339 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.149      ; 18.860     ;
; 1.340 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a37~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.176      ; 18.886     ;
; 1.340 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.187      ; 18.897     ;
; 1.343 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a46~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.204      ; 18.911     ;
; 1.345 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.170      ; 18.875     ;
; 1.345 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.193      ; 18.898     ;
; 1.346 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.189      ; 18.893     ;
; 1.349 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a43~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.216      ; 18.917     ;
; 1.349 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.191      ; 18.892     ;
; 1.350 ; VGA_controller:vga_controller_instance|h_counter[4]                                                      ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.446      ; 19.146     ;
; 1.354 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a43~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.217      ; 18.913     ;
; 1.355 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.214      ; 18.909     ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 3.198      ;
; 47.045 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 3.114      ;
; 47.145 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 3.013      ;
; 47.171 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 2.989      ;
; 47.228 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.933      ;
; 47.366 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 2.794      ;
; 47.631 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 2.528      ;
; 47.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 2.438      ;
; 47.762 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 2.407      ;
; 47.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 2.381      ;
; 47.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 2.338      ;
; 47.924 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.237      ;
; 47.954 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.228      ;
; 47.979 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 2.179      ;
; 48.000 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 2.160      ;
; 48.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 1.803      ;
; 48.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                         ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 1.520      ;
; 48.822 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 1.329      ;
; 95.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.570      ;
; 95.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.570      ;
; 95.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.570      ;
; 95.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.570      ;
; 95.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.570      ;
; 95.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.570      ;
; 95.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.570      ;
; 95.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.570      ;
; 95.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.570      ;
; 95.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.570      ;
; 95.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.570      ;
; 95.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.570      ;
; 95.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.570      ;
; 95.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.570      ;
; 95.385 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.554      ;
; 95.385 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.554      ;
; 95.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.531      ;
; 95.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.531      ;
; 95.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.531      ;
; 95.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.531      ;
; 95.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.531      ;
; 95.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.531      ;
; 95.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.531      ;
; 95.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.531      ;
; 95.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.531      ;
; 95.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.531      ;
; 95.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.531      ;
; 95.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.531      ;
; 95.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.531      ;
; 95.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.531      ;
; 95.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.491      ;
; 95.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.491      ;
; 95.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.491      ;
; 95.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.491      ;
; 95.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.491      ;
; 95.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.491      ;
; 95.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.491      ;
; 95.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.491      ;
; 95.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.491      ;
; 95.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.491      ;
; 95.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.491      ;
; 95.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.491      ;
; 95.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.491      ;
; 95.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.491      ;
; 95.465 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.472      ;
; 95.465 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.472      ;
; 95.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.462      ;
; 95.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.462      ;
; 95.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.462      ;
; 95.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.373      ;
; 95.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.373      ;
; 95.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                         ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.172      ;
; 95.812 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                         ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.122      ;
; 95.816 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.140      ;
; 95.816 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.140      ;
; 95.816 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.140      ;
; 95.816 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.140      ;
; 95.816 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.140      ;
; 95.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.099      ;
; 95.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.099      ;
; 95.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.099      ;
; 95.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.099      ;
; 95.838 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.100      ;
; 95.838 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.100      ;
; 95.854 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                         ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.075      ;
; 95.858 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.096      ;
; 95.858 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.096      ;
; 95.858 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.096      ;
; 95.858 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.096      ;
; 95.858 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.096      ;
; 95.860 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.060      ;
; 95.860 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.060      ;
; 95.860 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.060      ;
; 95.860 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.060      ;
; 95.860 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.060      ;
; 95.860 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.060      ;
; 95.860 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.060      ;
; 95.860 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.060      ;
; 95.860 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.060      ;
; 95.860 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.060      ;
; 95.860 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.060      ;
; 95.860 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.060      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.339 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                       ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                               ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                          ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                           ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                       ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                       ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                     ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                                       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                                            ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                               ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                               ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                               ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|refresh_request                                                                                                                                                                                                                        ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|refresh_request                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_next.101                                                                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_next.101                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_next.000                                                                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_next.000                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_state.101                                                                                                                                                                                                                            ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_state.101                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_state.000                                                                                                                                                                                                                            ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_state.000                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                                              ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                                              ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                                              ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                  ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                  ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                           ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[0]                                                                                                                                                                                         ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[0]                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.none                                                                                                                                                                              ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.none                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move3_next                                                                                                                                                                        ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move3_next                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move2_next                                                                                                                                                                        ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move2_next                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move23_next                                                                                                                                                                       ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move23_next                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move23_next                                                                                                                                                                       ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move23_next                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move2_next                                                                                                                                                                        ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move2_next                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.none                                                                                                                                                                              ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.none                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move3_next                                                                                                                                                                        ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move3_next                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; VGA_controller:vga_controller_instance|v_counter[8]                                                                                                                                                                                                                              ; VGA_controller:vga_controller_instance|v_counter[8]                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; VGA_controller:vga_controller_instance|v_counter[5]                                                                                                                                                                                                                              ; VGA_controller:vga_controller_instance|v_counter[5]                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                          ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                            ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                     ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|wr_address                                                                                                                                                     ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|wr_address                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address                                                                                                                                                     ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                              ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|init_done                                                                                                                                                                                                                              ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|init_done                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_count[2]                                                                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_count[2]                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move13_next                                                                                                                                                                       ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move13_next                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move1_next                                                                                                                                                                        ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move1_next                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move12_next                                                                                                                                                                       ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move12_next                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.move3_next                                                                                                                                                                        ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.move3_next                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.none                                                                                                                                                                              ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.none                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_monitor:my_audio_machine|state.byte_load                                                                                                                                                                                                                                   ; audio_monitor:my_audio_machine|state.byte_load                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_monitor:my_audio_machine|audio_interface:audioif|flag1                                                                                                                                                                                                                     ; audio_monitor:my_audio_machine|audio_interface:audioif|flag1                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                         ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                  ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                           ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                     ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                     ; lab8_soc:my_lab8_soc|lab8_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                                                                  ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                                                     ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                              ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                            ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                           ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                            ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                               ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                               ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                            ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                     ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                     ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                  ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                      ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                  ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.353 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.383 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.642      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.629      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.388 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.647      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.633      ;
; 0.395 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.644      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.661      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.407 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.649      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.652      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.652      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.652      ;
; 0.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.654      ;
; 0.415 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.417 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.661      ;
; 0.417 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.661      ;
; 0.417 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.662      ;
; 0.419 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.662      ;
; 0.419 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.421 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.665      ;
; 0.492 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.751      ;
; 0.504 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.505 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.749      ;
; 0.506 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.750      ;
; 0.507 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.750      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.752      ;
; 0.513 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.755      ;
; 0.514 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.758      ;
; 0.516 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.758      ;
; 0.516 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.758      ;
; 0.517 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.523 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.766      ;
; 0.528 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.771      ;
; 0.529 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.541 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.785      ;
; 0.546 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.789      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.553 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.796      ;
; 0.555 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.798      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.799      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.805      ;
; 0.563 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.804      ;
; 0.564 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.805      ;
; 0.565 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.806      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.811      ;
; 0.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.812      ;
; 0.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.812      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.814      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.816      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.817      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.816      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.817      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.825      ;
; 0.582 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.826      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.825      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.823      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.826      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.826      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                         ;
+--------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[32]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.539     ; 4.859      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[33]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.539     ; 4.859      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[34]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.539     ; 4.859      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[35]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.539     ; 4.859      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[36]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.539     ; 4.859      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[37]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.539     ; 4.859      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[38]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.539     ; 4.859      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[39]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.539     ; 4.859      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[40]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.539     ; 4.859      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[41]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.539     ; 4.859      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[42]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.539     ; 4.859      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[43]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.539     ; 4.859      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[44]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.539     ; 4.859      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[45]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.539     ; 4.859      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[46]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.539     ; 4.859      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[47]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.539     ; 4.859      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.522     ; 4.876      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[19] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.522     ; 4.876      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.522     ; 4.876      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.522     ; 4.876      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[22] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.522     ; 4.876      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.522     ; 4.876      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[24] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.522     ; 4.876      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[25] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.522     ; 4.876      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[26] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.522     ; 4.876      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[27] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.522     ; 4.876      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.522     ; 4.876      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[29] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.522     ; 4.876      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.522     ; 4.876      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[31] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.522     ; 4.876      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[0]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.522     ; 4.876      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.522     ; 4.876      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.506     ; 4.892      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.508     ; 4.890      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[4]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.508     ; 4.890      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.508     ; 4.890      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.508     ; 4.890      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.508     ; 4.890      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.508     ; 4.890      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.508     ; 4.890      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.508     ; 4.890      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.508     ; 4.890      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.508     ; 4.890      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.508     ; 4.890      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.508     ; 4.890      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.508     ; 4.890      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.508     ; 4.890      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.508     ; 4.890      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.508     ; 4.890      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[19] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.506     ; 4.892      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.506     ; 4.892      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.506     ; 4.892      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[22] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.506     ; 4.892      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.506     ; 4.892      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[24] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.506     ; 4.892      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[25] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.506     ; 4.892      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[26] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.506     ; 4.892      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[27] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.506     ; 4.892      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.506     ; 4.892      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[29] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.506     ; 4.892      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.506     ; 4.892      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[31] ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.506     ; 4.892      ;
; 13.621 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[0]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.506     ; 4.892      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[0]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.528     ; 4.869      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[1]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.528     ; 4.869      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[2]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.528     ; 4.869      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[3]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.528     ; 4.869      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[4]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.528     ; 4.869      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[5]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.528     ; 4.869      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[6]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.528     ; 4.869      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[7]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.528     ; 4.869      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[8]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.528     ; 4.869      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[9]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.528     ; 4.869      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[10]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.528     ; 4.869      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[11]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.528     ; 4.869      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[12]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.528     ; 4.869      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[13]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.528     ; 4.869      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[14]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.528     ; 4.869      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[15]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.528     ; 4.869      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[16]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.534     ; 4.863      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[17]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.534     ; 4.863      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[18]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.534     ; 4.863      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[19]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.534     ; 4.863      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[20]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.534     ; 4.863      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[22]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.534     ; 4.863      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[23]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.534     ; 4.863      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[24]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.534     ; 4.863      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[25]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.534     ; 4.863      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[26]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.534     ; 4.863      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[27]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.534     ; 4.863      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[28]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.534     ; 4.863      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[29]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.534     ; 4.863      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[31]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.534     ; 4.863      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[48]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.544     ; 4.853      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[49]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.544     ; 4.853      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[50]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.544     ; 4.853      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[51]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.544     ; 4.853      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[52]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.544     ; 4.853      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[53]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.544     ; 4.853      ;
; 13.622 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[54]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.544     ; 4.853      ;
+--------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.248 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 1.910      ;
; 48.415 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 1.745      ;
; 48.415 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 1.745      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.280      ;
; 97.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.180      ;
; 97.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.180      ;
; 97.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.180      ;
; 97.759 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.180      ;
; 97.767 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.179      ;
; 97.767 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.179      ;
; 97.767 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.179      ;
; 97.767 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.179      ;
; 97.767 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.179      ;
; 97.767 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.179      ;
; 98.005 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.952      ;
; 98.005 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.952      ;
; 98.005 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.952      ;
; 98.005 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.952      ;
; 98.005 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.952      ;
; 98.005 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.952      ;
; 98.005 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.952      ;
; 98.005 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.952      ;
; 98.005 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.952      ;
; 98.005 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.952      ;
; 98.005 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.952      ;
; 98.005 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.952      ;
; 98.005 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.952      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.930      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.930      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.930      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.930      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.930      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.930      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.930      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.930      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.930      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.930      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.930      ;
; 98.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.923      ;
; 98.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.902      ;
; 98.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.902      ;
; 98.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.902      ;
; 98.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.902      ;
; 98.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.902      ;
; 98.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.902      ;
; 98.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.902      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.900      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.900      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.900      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.900      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.900      ;
; 98.210 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.737      ;
; 98.210 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.737      ;
; 98.210 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.737      ;
; 98.210 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.737      ;
; 98.245 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.700      ;
; 98.468 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.480      ;
; 98.468 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.480      ;
; 98.468 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.480      ;
; 98.468 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.480      ;
; 98.468 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.480      ;
; 98.468 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.480      ;
; 98.468 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.480      ;
; 98.468 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.480      ;
; 98.468 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.480      ;
; 98.468 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.480      ;
; 98.468 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.480      ;
; 98.468 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.480      ;
; 98.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.363      ;
; 98.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.363      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.955 ; lab8_soc:my_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|waitrequest_reset_override ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 1.198      ;
; 1.290 ; lab8_soc:my_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[0]         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 1.527      ;
; 1.290 ; lab8_soc:my_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.066      ; 1.527      ;
; 1.375 ; lab8_soc:my_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 1.608      ;
; 1.375 ; lab8_soc:my_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 1.608      ;
; 1.375 ; lab8_soc:my_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 1.608      ;
; 1.375 ; lab8_soc:my_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|read_latency_shift_reg[0]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 1.608      ;
; 1.375 ; lab8_soc:my_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 1.608      ;
; 2.777 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[9]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.154      ; 3.102      ;
; 2.777 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b_stop1                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.154      ; 3.102      ;
; 2.777 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b_end                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.154      ; 3.102      ;
; 2.920 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|sck0                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 3.121      ;
; 2.920 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|sck1                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 3.121      ;
; 2.920 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a7                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 3.121      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[0]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.010      ; 3.102      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[1]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.010      ; 3.102      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[2]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.010      ; 3.102      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[3]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.010      ; 3.102      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[4]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.010      ; 3.102      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[5]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.010      ; 3.102      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[6]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.010      ; 3.102      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[7]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.010      ; 3.102      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[8]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.010      ; 3.102      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.initialize                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.014      ; 3.106      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.start                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.012      ; 3.104      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b0                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.012      ; 3.104      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b1                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.012      ; 3.104      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b2                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.012      ; 3.104      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b3                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.012      ; 3.104      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b4                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.012      ; 3.104      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b5                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.012      ; 3.104      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b6                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.012      ; 3.104      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b7                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.012      ; 3.104      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b_ack                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.012      ; 3.104      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a0                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.012      ; 3.104      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a1                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.012      ; 3.104      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a2                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.012      ; 3.104      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a3                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.014      ; 3.106      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a4                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.014      ; 3.106      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a5                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.014      ; 3.106      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a6                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.014      ; 3.106      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a_ack                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.012      ; 3.104      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d0                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.012      ; 3.104      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d1                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.014      ; 3.106      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d2                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.014      ; 3.106      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d3                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.014      ; 3.106      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d4                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.014      ; 3.106      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d5                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.014      ; 3.106      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d6                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.014      ; 3.106      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d7                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.014      ; 3.106      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d_ack                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.012      ; 3.104      ;
; 2.921 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b_stop0                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.010      ; 3.102      ;
; 2.925 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[19]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 3.155      ;
; 2.925 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[21]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 3.155      ;
; 2.925 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[22]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 3.155      ;
; 2.925 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[20]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 3.155      ;
; 2.925 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[18]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 3.155      ;
; 2.925 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[17]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 3.155      ;
; 2.925 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[16]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 3.155      ;
; 2.925 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[15]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 3.155      ;
; 2.925 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[14]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 3.155      ;
; 2.925 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[13]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 3.155      ;
; 2.925 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[12]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 3.155      ;
; 2.925 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[11]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 3.155      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[15]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.151      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[12]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.151      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[14]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.151      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[13]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.151      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[19]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 3.153      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[3]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 3.153      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[0]                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 3.153      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[0]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 3.153      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[17]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 3.153      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[1]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 3.153      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[18]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 3.153      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[2]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 3.153      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[23]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 3.153      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[7]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 3.153      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[20]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 3.153      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[4]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 3.153      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[22]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 3.153      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[6]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 3.153      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[21]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 3.153      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[5]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.056      ; 3.153      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[11]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.151      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[24]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.151      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[25]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.151      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[10]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.151      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[10]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 3.154      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[9]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 3.154      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[8]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 3.154      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[7]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 3.154      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[6]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 3.154      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[5]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 3.154      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[4]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 3.154      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[3]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 3.154      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[2]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 3.154      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[1]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 3.154      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[0]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 3.154      ;
; 2.926 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|state.fetch_byte_one                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.057      ; 3.154      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.040  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.283      ;
; 1.040  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.283      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.382      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.382      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.382      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.382      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.382      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.382      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.382      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.382      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.382      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.382      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.382      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.382      ;
; 1.355  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.596      ;
; 1.387  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.630      ;
; 1.387  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.630      ;
; 1.387  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.630      ;
; 1.387  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.630      ;
; 1.566  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.818      ;
; 1.566  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.818      ;
; 1.566  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.818      ;
; 1.566  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.818      ;
; 1.566  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.818      ;
; 1.566  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.818      ;
; 1.566  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.818      ;
; 1.567  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.821      ;
; 1.567  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.821      ;
; 1.567  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.821      ;
; 1.567  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.821      ;
; 1.567  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.821      ;
; 1.597  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.850      ;
; 1.597  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.850      ;
; 1.597  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.850      ;
; 1.597  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.850      ;
; 1.597  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.850      ;
; 1.597  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.850      ;
; 1.597  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.850      ;
; 1.597  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.850      ;
; 1.597  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.850      ;
; 1.597  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.850      ;
; 1.597  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.850      ;
; 1.598  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.843      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.872      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.872      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.872      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.872      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.872      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.872      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.872      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.872      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.872      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.872      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.872      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.872      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.872      ;
; 1.813  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.055      ;
; 1.813  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.055      ;
; 1.813  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.055      ;
; 1.813  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.055      ;
; 1.813  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.055      ;
; 1.813  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.055      ;
; 1.829  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.064      ;
; 1.829  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.064      ;
; 1.829  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.064      ;
; 1.829  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.064      ;
; 1.845  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.085      ;
; 51.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.291      ; 1.649      ;
; 51.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.291      ; 1.649      ;
; 51.372 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.289      ; 1.832      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                           ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                           ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                 ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ;
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                 ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                            ;
; 9.647 ; 9.880        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                            ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                   ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                                                         ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                                                                                    ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_moc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                            ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_moc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                                                                  ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_moc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                                                                                           ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_moc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                                                                                                 ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_moc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                                                                             ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_moc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                             ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_moc1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                                                                                                                                            ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_moc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                                                            ;
; 9.652 ; 9.885        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                   ;
; 9.652 ; 9.885        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                                                         ;
; 9.653 ; 9.886        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                             ;
; 9.653 ; 9.886        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                             ;
; 9.653 ; 9.886        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                             ;
; 9.653 ; 9.886        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                             ;
; 9.653 ; 9.886        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                             ;
; 9.653 ; 9.886        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                             ;
; 9.653 ; 9.886        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                             ;
; 9.653 ; 9.886        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                             ;
; 9.653 ; 9.886        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                                                                                    ;
; 9.660 ; 9.893        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                                                                                   ;
; 9.664 ; 9.897        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                                                                                   ;
; 9.670 ; 9.903        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                                                                                                                                                     ;
; 9.671 ; 9.904        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.671 ; 9.904        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.671 ; 9.904        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.671 ; 9.904        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.671 ; 9.904        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a34~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.671 ; 9.904        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.671 ; 9.904        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a37~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.671 ; 9.904        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a39~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.671 ; 9.904        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                                                                                                                                                                     ;
; 9.671 ; 9.904        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a41~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.671 ; 9.904        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a45~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.671 ; 9.904        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a47~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.671 ; 9.904        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a50~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.671 ; 9.904        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                                                                                                                                                                     ;
; 9.671 ; 9.904        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                                                                                                                                                                                     ;
; 9.672 ; 9.905        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.672 ; 9.905        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.672 ; 9.905        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.672 ; 9.905        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.672 ; 9.905        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.672 ; 9.905        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.672 ; 9.905        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.672 ; 9.905        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.672 ; 9.905        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.672 ; 9.905        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.672 ; 9.905        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.672 ; 9.905        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.672 ; 9.905        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                                                                                                                                     ;
; 9.672 ; 9.905        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.672 ; 9.905        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.672 ; 9.905        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a38~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.672 ; 9.905        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a40~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.672 ; 9.905        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a43~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.672 ; 9.905        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a44~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.672 ; 9.905        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a48~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.672 ; 9.905        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a49~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.672 ; 9.905        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a53~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.672 ; 9.905        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a56~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.672 ; 9.905        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                                                                                                                                     ;
; 9.672 ; 9.905        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                                                                                                                                                                     ;
; 9.673 ; 9.906        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                                                     ;
; 9.673 ; 9.906        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.673 ; 9.906        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.673 ; 9.906        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.673 ; 9.906        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.673 ; 9.906        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a32~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.673 ; 9.906        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a33~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.673 ; 9.906        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a35~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.673 ; 9.906        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a42~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.673 ; 9.906        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a46~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.673 ; 9.906        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                                                                                                                                                                     ;
; 9.673 ; 9.906        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a52~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.673 ; 9.906        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a55~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.673 ; 9.906        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a59~porta_address_reg0                                                                                                                                                                                                                                                                                                    ;
; 9.673 ; 9.906        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                                                                                                     ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|za_data[16]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|za_data[17]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|za_data[22]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.688 ; 9.844        ; 0.156          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|za_data[23]                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.580 ; 49.798       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ;
; 49.580 ; 49.798       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                               ;
; 49.580 ; 49.798       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                          ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                          ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                          ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                          ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                              ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                          ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                             ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                       ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                   ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                          ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                     ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                       ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10] ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11] ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12] ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13] ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]  ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]  ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]  ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]  ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]  ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]  ;
; 49.621 ; 49.807       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                          ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                          ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                          ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                          ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                          ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                          ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                      ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                          ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                          ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                          ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                          ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                          ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                          ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                          ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                             ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                     ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                     ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                     ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                     ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                          ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                          ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                          ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                          ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                          ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                          ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                            ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                             ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                             ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                             ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                             ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                             ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                   ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                   ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                     ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                     ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                     ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                     ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                         ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                    ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                    ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                    ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                    ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                         ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ;
; 49.624 ; 49.810       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+---------------+-------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+-------------+-------+-------+------------+-----------------+
; AUD_BCLK      ; main_clk_50 ; 2.991 ; 3.273 ; Rise       ; main_clk_50     ;
; AUD_DACLRCK   ; main_clk_50 ; 3.041 ; 3.352 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]    ; main_clk_50 ; 1.206 ; 1.289 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]   ; main_clk_50 ; 1.158 ; 1.241 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]   ; main_clk_50 ; 1.153 ; 1.236 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]   ; main_clk_50 ; 1.143 ; 1.226 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]   ; main_clk_50 ; 1.167 ; 1.250 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]   ; main_clk_50 ; 1.133 ; 1.216 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]   ; main_clk_50 ; 1.156 ; 1.239 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]   ; main_clk_50 ; 1.166 ; 1.249 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]   ; main_clk_50 ; 1.135 ; 1.218 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]   ; main_clk_50 ; 1.151 ; 1.234 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]   ; main_clk_50 ; 1.161 ; 1.244 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]  ; main_clk_50 ; 1.179 ; 1.262 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]  ; main_clk_50 ; 1.181 ; 1.264 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]  ; main_clk_50 ; 1.159 ; 1.242 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]  ; main_clk_50 ; 1.206 ; 1.289 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]  ; main_clk_50 ; 1.188 ; 1.271 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]  ; main_clk_50 ; 1.181 ; 1.264 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]  ; main_clk_50 ; 1.129 ; 1.212 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]  ; main_clk_50 ; 1.139 ; 1.222 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]  ; main_clk_50 ; 1.143 ; 1.226 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]  ; main_clk_50 ; 1.152 ; 1.235 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]  ; main_clk_50 ; 1.142 ; 1.225 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]  ; main_clk_50 ; 1.170 ; 1.253 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]  ; main_clk_50 ; 1.139 ; 1.222 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]  ; main_clk_50 ; 1.125 ; 1.208 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]  ; main_clk_50 ; 1.121 ; 1.204 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]  ; main_clk_50 ; 1.094 ; 1.177 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]  ; main_clk_50 ; 1.124 ; 1.207 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]  ; main_clk_50 ; 1.124 ; 1.207 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]  ; main_clk_50 ; 1.105 ; 1.188 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]  ; main_clk_50 ; 1.107 ; 1.190 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]  ; main_clk_50 ; 1.135 ; 1.218 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]  ; main_clk_50 ; 1.151 ; 1.234 ; Rise       ; main_clk_50     ;
; FL_DQ[*]      ; main_clk_50 ; 1.508 ; 1.798 ; Rise       ; main_clk_50     ;
;  FL_DQ[0]     ; main_clk_50 ; 1.416 ; 1.663 ; Rise       ; main_clk_50     ;
;  FL_DQ[1]     ; main_clk_50 ; 1.508 ; 1.798 ; Rise       ; main_clk_50     ;
;  FL_DQ[2]     ; main_clk_50 ; 1.320 ; 1.523 ; Rise       ; main_clk_50     ;
;  FL_DQ[3]     ; main_clk_50 ; 1.457 ; 1.681 ; Rise       ; main_clk_50     ;
;  FL_DQ[4]     ; main_clk_50 ; 1.103 ; 1.336 ; Rise       ; main_clk_50     ;
;  FL_DQ[5]     ; main_clk_50 ; 1.133 ; 1.376 ; Rise       ; main_clk_50     ;
;  FL_DQ[6]     ; main_clk_50 ; 1.132 ; 1.370 ; Rise       ; main_clk_50     ;
;  FL_DQ[7]     ; main_clk_50 ; 1.318 ; 1.519 ; Rise       ; main_clk_50     ;
; KEY[*]        ; main_clk_50 ; 2.905 ; 3.208 ; Rise       ; main_clk_50     ;
;  KEY[0]       ; main_clk_50 ; 2.905 ; 3.208 ; Rise       ; main_clk_50     ;
;  KEY[1]       ; main_clk_50 ; 1.978 ; 2.275 ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 2.226 ; 2.497 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 1.499 ; 1.703 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 1.757 ; 1.968 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 1.517 ; 1.725 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 1.564 ; 1.816 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 1.795 ; 2.008 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 1.784 ; 2.024 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 1.726 ; 1.940 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 2.219 ; 2.497 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 1.801 ; 2.039 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 1.813 ; 2.065 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 1.709 ; 1.914 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 1.487 ; 1.711 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 2.101 ; 2.296 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 1.878 ; 2.094 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 2.226 ; 2.492 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 1.937 ; 2.195 ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]    ; main_clk_50 ; 4.352 ; 4.750 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]   ; main_clk_50 ; 4.260 ; 4.624 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]   ; main_clk_50 ; 4.264 ; 4.630 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]   ; main_clk_50 ; 4.240 ; 4.601 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]   ; main_clk_50 ; 4.258 ; 4.634 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]   ; main_clk_50 ; 4.322 ; 4.708 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]   ; main_clk_50 ; 4.209 ; 4.571 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]   ; main_clk_50 ; 4.234 ; 4.605 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]   ; main_clk_50 ; 3.885 ; 4.232 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]   ; main_clk_50 ; 4.228 ; 4.527 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]   ; main_clk_50 ; 3.873 ; 4.187 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]  ; main_clk_50 ; 4.284 ; 4.588 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]  ; main_clk_50 ; 3.877 ; 4.171 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]  ; main_clk_50 ; 4.259 ; 4.574 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]  ; main_clk_50 ; 4.232 ; 4.585 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]  ; main_clk_50 ; 4.344 ; 4.750 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]  ; main_clk_50 ; 4.352 ; 4.729 ; Rise       ; main_clk_50     ;
+---------------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+---------------+-------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+-------------+--------+--------+------------+-----------------+
; AUD_BCLK      ; main_clk_50 ; -2.522 ; -2.783 ; Rise       ; main_clk_50     ;
; AUD_DACLRCK   ; main_clk_50 ; -2.570 ; -2.858 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]    ; main_clk_50 ; -0.528 ; -0.611 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]   ; main_clk_50 ; -0.593 ; -0.676 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]   ; main_clk_50 ; -0.587 ; -0.670 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]   ; main_clk_50 ; -0.577 ; -0.660 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]   ; main_clk_50 ; -0.601 ; -0.684 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]   ; main_clk_50 ; -0.567 ; -0.650 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]   ; main_clk_50 ; -0.590 ; -0.673 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]   ; main_clk_50 ; -0.600 ; -0.683 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]   ; main_clk_50 ; -0.568 ; -0.651 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]   ; main_clk_50 ; -0.585 ; -0.668 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]   ; main_clk_50 ; -0.595 ; -0.678 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]  ; main_clk_50 ; -0.613 ; -0.696 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]  ; main_clk_50 ; -0.616 ; -0.699 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]  ; main_clk_50 ; -0.593 ; -0.676 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]  ; main_clk_50 ; -0.640 ; -0.723 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]  ; main_clk_50 ; -0.623 ; -0.706 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]  ; main_clk_50 ; -0.615 ; -0.698 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]  ; main_clk_50 ; -0.563 ; -0.646 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]  ; main_clk_50 ; -0.574 ; -0.657 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]  ; main_clk_50 ; -0.577 ; -0.660 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]  ; main_clk_50 ; -0.586 ; -0.669 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]  ; main_clk_50 ; -0.576 ; -0.659 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]  ; main_clk_50 ; -0.606 ; -0.689 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]  ; main_clk_50 ; -0.573 ; -0.656 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]  ; main_clk_50 ; -0.560 ; -0.643 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]  ; main_clk_50 ; -0.555 ; -0.638 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]  ; main_clk_50 ; -0.528 ; -0.611 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]  ; main_clk_50 ; -0.558 ; -0.641 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]  ; main_clk_50 ; -0.558 ; -0.641 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]  ; main_clk_50 ; -0.538 ; -0.621 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]  ; main_clk_50 ; -0.541 ; -0.624 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]  ; main_clk_50 ; -0.568 ; -0.651 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]  ; main_clk_50 ; -0.585 ; -0.668 ; Rise       ; main_clk_50     ;
; FL_DQ[*]      ; main_clk_50 ; -0.420 ; -0.654 ; Rise       ; main_clk_50     ;
;  FL_DQ[0]     ; main_clk_50 ; -0.956 ; -1.194 ; Rise       ; main_clk_50     ;
;  FL_DQ[1]     ; main_clk_50 ; -0.972 ; -1.209 ; Rise       ; main_clk_50     ;
;  FL_DQ[2]     ; main_clk_50 ; -0.685 ; -0.887 ; Rise       ; main_clk_50     ;
;  FL_DQ[3]     ; main_clk_50 ; -0.704 ; -0.899 ; Rise       ; main_clk_50     ;
;  FL_DQ[4]     ; main_clk_50 ; -0.420 ; -0.654 ; Rise       ; main_clk_50     ;
;  FL_DQ[5]     ; main_clk_50 ; -0.448 ; -0.676 ; Rise       ; main_clk_50     ;
;  FL_DQ[6]     ; main_clk_50 ; -0.446 ; -0.685 ; Rise       ; main_clk_50     ;
;  FL_DQ[7]     ; main_clk_50 ; -0.768 ; -1.003 ; Rise       ; main_clk_50     ;
; KEY[*]        ; main_clk_50 ; -1.542 ; -1.833 ; Rise       ; main_clk_50     ;
;  KEY[0]       ; main_clk_50 ; -2.429 ; -2.725 ; Rise       ; main_clk_50     ;
;  KEY[1]       ; main_clk_50 ; -1.542 ; -1.833 ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; -1.080 ; -1.276 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; -1.090 ; -1.276 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; -1.337 ; -1.530 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; -1.108 ; -1.298 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; -1.150 ; -1.385 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; -1.374 ; -1.568 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; -1.364 ; -1.584 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; -1.307 ; -1.503 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; -1.780 ; -2.037 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; -1.380 ; -1.598 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; -1.392 ; -1.624 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; -1.292 ; -1.480 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; -1.080 ; -1.285 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; -1.668 ; -1.845 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; -1.456 ; -1.653 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; -1.787 ; -2.032 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; -1.511 ; -1.749 ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]    ; main_clk_50 ; -3.166 ; -3.450 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]   ; main_clk_50 ; -3.534 ; -3.885 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]   ; main_clk_50 ; -3.538 ; -3.891 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]   ; main_clk_50 ; -3.515 ; -3.864 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]   ; main_clk_50 ; -3.533 ; -3.895 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]   ; main_clk_50 ; -3.595 ; -3.967 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]   ; main_clk_50 ; -3.485 ; -3.834 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]   ; main_clk_50 ; -3.509 ; -3.867 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]   ; main_clk_50 ; -3.174 ; -3.508 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]   ; main_clk_50 ; -3.508 ; -3.793 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]   ; main_clk_50 ; -3.166 ; -3.466 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]  ; main_clk_50 ; -3.562 ; -3.853 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]  ; main_clk_50 ; -3.171 ; -3.450 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]  ; main_clk_50 ; -3.536 ; -3.837 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]  ; main_clk_50 ; -3.507 ; -3.847 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]  ; main_clk_50 ; -3.616 ; -4.007 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]  ; main_clk_50 ; -3.624 ; -3.987 ; Rise       ; main_clk_50     ;
+---------------+-------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+----------------+-------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+-------------+--------+--------+------------+-----------------+
; AUD_DACDAT     ; main_clk_50 ; 15.350 ; 15.028 ; Rise       ; main_clk_50     ;
; AUD_XCK        ; main_clk_50 ; 7.683  ; 7.575  ; Rise       ; main_clk_50     ;
; DRAM_ADDR[*]   ; main_clk_50 ; 3.082  ; 3.055  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 3.059  ; 3.032  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 3.001  ; 2.974  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 2.888  ; 2.884  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 3.082  ; 3.055  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 3.011  ; 2.984  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 3.027  ; 3.000  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 2.924  ; 2.920  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 2.950  ; 2.946  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 3.030  ; 3.003  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 3.024  ; 2.997  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 2.960  ; 2.956  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 3.052  ; 3.025  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 3.037  ; 3.010  ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 3.058  ; 3.031  ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 2.898  ; 2.894  ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 3.058  ; 3.031  ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 3.018  ; 2.991  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.827  ; 0.941  ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 3.078  ; 3.051  ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 3.114  ; 3.087  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 3.034  ; 3.007  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 3.080  ; 3.053  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 3.090  ; 3.063  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 3.086  ; 3.059  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 3.080  ; 3.053  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 3.097  ; 3.070  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 3.107  ; 3.080  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 3.099  ; 3.072  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 3.062  ; 3.035  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 3.072  ; 3.045  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 3.114  ; 3.087  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 3.031  ; 3.004  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 3.094  ; 3.067  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 3.107  ; 3.080  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 2.958  ; 2.954  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 3.092  ; 3.065  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 3.044  ; 3.017  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 3.033  ; 3.006  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 3.070  ; 3.043  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 3.061  ; 3.034  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 3.051  ; 3.024  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 3.021  ; 2.994  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 3.054  ; 3.027  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 3.027  ; 3.000  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 3.032  ; 3.005  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 3.059  ; 3.032  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 3.089  ; 3.062  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 3.089  ; 3.062  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 3.069  ; 3.042  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 3.066  ; 3.039  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 3.099  ; 3.072  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 3.102  ; 3.075  ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 3.092  ; 3.065  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 3.092  ; 3.065  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 3.028  ; 3.001  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 3.053  ; 3.026  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 2.936  ; 2.932  ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 3.036  ; 3.009  ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 3.014  ; 2.987  ; Rise       ; main_clk_50     ;
; FL_ADDR[*]     ; main_clk_50 ; 9.197  ; 8.987  ; Rise       ; main_clk_50     ;
;  FL_ADDR[0]    ; main_clk_50 ; 7.024  ; 6.943  ; Rise       ; main_clk_50     ;
;  FL_ADDR[1]    ; main_clk_50 ; 6.818  ; 6.762  ; Rise       ; main_clk_50     ;
;  FL_ADDR[2]    ; main_clk_50 ; 6.856  ; 6.739  ; Rise       ; main_clk_50     ;
;  FL_ADDR[3]    ; main_clk_50 ; 7.273  ; 7.188  ; Rise       ; main_clk_50     ;
;  FL_ADDR[4]    ; main_clk_50 ; 6.836  ; 6.716  ; Rise       ; main_clk_50     ;
;  FL_ADDR[5]    ; main_clk_50 ; 6.884  ; 6.763  ; Rise       ; main_clk_50     ;
;  FL_ADDR[6]    ; main_clk_50 ; 6.860  ; 6.742  ; Rise       ; main_clk_50     ;
;  FL_ADDR[7]    ; main_clk_50 ; 7.742  ; 7.695  ; Rise       ; main_clk_50     ;
;  FL_ADDR[8]    ; main_clk_50 ; 6.376  ; 6.300  ; Rise       ; main_clk_50     ;
;  FL_ADDR[9]    ; main_clk_50 ; 6.369  ; 6.290  ; Rise       ; main_clk_50     ;
;  FL_ADDR[10]   ; main_clk_50 ; 7.037  ; 6.961  ; Rise       ; main_clk_50     ;
;  FL_ADDR[11]   ; main_clk_50 ; 7.331  ; 7.146  ; Rise       ; main_clk_50     ;
;  FL_ADDR[12]   ; main_clk_50 ; 7.198  ; 7.086  ; Rise       ; main_clk_50     ;
;  FL_ADDR[13]   ; main_clk_50 ; 7.435  ; 7.289  ; Rise       ; main_clk_50     ;
;  FL_ADDR[14]   ; main_clk_50 ; 6.985  ; 6.902  ; Rise       ; main_clk_50     ;
;  FL_ADDR[15]   ; main_clk_50 ; 9.197  ; 8.987  ; Rise       ; main_clk_50     ;
;  FL_ADDR[16]   ; main_clk_50 ; 6.734  ; 6.674  ; Rise       ; main_clk_50     ;
;  FL_ADDR[17]   ; main_clk_50 ; 6.811  ; 6.754  ; Rise       ; main_clk_50     ;
;  FL_ADDR[18]   ; main_clk_50 ; 6.355  ; 6.276  ; Rise       ; main_clk_50     ;
;  FL_ADDR[19]   ; main_clk_50 ; 6.576  ; 6.461  ; Rise       ; main_clk_50     ;
;  FL_ADDR[20]   ; main_clk_50 ; 6.901  ; 6.771  ; Rise       ; main_clk_50     ;
;  FL_ADDR[21]   ; main_clk_50 ; 7.712  ; 7.524  ; Rise       ; main_clk_50     ;
;  FL_ADDR[22]   ; main_clk_50 ; 6.846  ; 6.703  ; Rise       ; main_clk_50     ;
; HEX0[*]        ; main_clk_50 ; 15.288 ; 15.208 ; Rise       ; main_clk_50     ;
;  HEX0[0]       ; main_clk_50 ; 13.390 ; 13.100 ; Rise       ; main_clk_50     ;
;  HEX0[1]       ; main_clk_50 ; 14.667 ; 14.557 ; Rise       ; main_clk_50     ;
;  HEX0[2]       ; main_clk_50 ; 15.288 ; 15.208 ; Rise       ; main_clk_50     ;
;  HEX0[3]       ; main_clk_50 ; 12.979 ; 12.857 ; Rise       ; main_clk_50     ;
;  HEX0[4]       ; main_clk_50 ; 13.282 ; 13.047 ; Rise       ; main_clk_50     ;
;  HEX0[5]       ; main_clk_50 ; 14.804 ; 14.696 ; Rise       ; main_clk_50     ;
;  HEX0[6]       ; main_clk_50 ; 13.607 ; 13.578 ; Rise       ; main_clk_50     ;
; HEX1[*]        ; main_clk_50 ; 16.593 ; 16.542 ; Rise       ; main_clk_50     ;
;  HEX1[0]       ; main_clk_50 ; 13.982 ; 13.850 ; Rise       ; main_clk_50     ;
;  HEX1[1]       ; main_clk_50 ; 14.305 ; 14.049 ; Rise       ; main_clk_50     ;
;  HEX1[2]       ; main_clk_50 ; 15.250 ; 15.165 ; Rise       ; main_clk_50     ;
;  HEX1[3]       ; main_clk_50 ; 14.116 ; 14.290 ; Rise       ; main_clk_50     ;
;  HEX1[4]       ; main_clk_50 ; 14.371 ; 14.155 ; Rise       ; main_clk_50     ;
;  HEX1[5]       ; main_clk_50 ; 16.593 ; 16.542 ; Rise       ; main_clk_50     ;
;  HEX1[6]       ; main_clk_50 ; 15.306 ; 15.373 ; Rise       ; main_clk_50     ;
; HEX2[*]        ; main_clk_50 ; 16.418 ; 16.140 ; Rise       ; main_clk_50     ;
;  HEX2[0]       ; main_clk_50 ; 14.836 ; 14.686 ; Rise       ; main_clk_50     ;
;  HEX2[1]       ; main_clk_50 ; 16.418 ; 16.140 ; Rise       ; main_clk_50     ;
;  HEX2[2]       ; main_clk_50 ; 16.133 ; 16.110 ; Rise       ; main_clk_50     ;
;  HEX2[3]       ; main_clk_50 ; 14.462 ; 14.397 ; Rise       ; main_clk_50     ;
;  HEX2[4]       ; main_clk_50 ; 15.306 ; 15.210 ; Rise       ; main_clk_50     ;
;  HEX2[5]       ; main_clk_50 ; 15.892 ; 15.771 ; Rise       ; main_clk_50     ;
;  HEX2[6]       ; main_clk_50 ; 14.437 ; 14.502 ; Rise       ; main_clk_50     ;
; HEX3[*]        ; main_clk_50 ; 14.015 ; 13.741 ; Rise       ; main_clk_50     ;
;  HEX3[0]       ; main_clk_50 ; 14.015 ; 13.741 ; Rise       ; main_clk_50     ;
;  HEX3[3]       ; main_clk_50 ; 13.790 ; 13.555 ; Rise       ; main_clk_50     ;
;  HEX3[4]       ; main_clk_50 ; 13.837 ; 13.603 ; Rise       ; main_clk_50     ;
;  HEX3[5]       ; main_clk_50 ; 13.837 ; 13.603 ; Rise       ; main_clk_50     ;
; HEX4[*]        ; main_clk_50 ; 10.594 ; 10.470 ; Rise       ; main_clk_50     ;
;  HEX4[0]       ; main_clk_50 ; 9.026  ; 8.988  ; Rise       ; main_clk_50     ;
;  HEX4[1]       ; main_clk_50 ; 10.481 ; 10.307 ; Rise       ; main_clk_50     ;
;  HEX4[2]       ; main_clk_50 ; 8.946  ; 8.823  ; Rise       ; main_clk_50     ;
;  HEX4[3]       ; main_clk_50 ; 10.200 ; 9.960  ; Rise       ; main_clk_50     ;
;  HEX4[4]       ; main_clk_50 ; 10.594 ; 10.278 ; Rise       ; main_clk_50     ;
;  HEX4[5]       ; main_clk_50 ; 9.023  ; 8.966  ; Rise       ; main_clk_50     ;
;  HEX4[6]       ; main_clk_50 ; 10.193 ; 10.470 ; Rise       ; main_clk_50     ;
; HEX5[*]        ; main_clk_50 ; 12.526 ; 12.273 ; Rise       ; main_clk_50     ;
;  HEX5[0]       ; main_clk_50 ; 10.104 ; 9.913  ; Rise       ; main_clk_50     ;
;  HEX5[1]       ; main_clk_50 ; 11.056 ; 11.034 ; Rise       ; main_clk_50     ;
;  HEX5[2]       ; main_clk_50 ; 12.526 ; 12.273 ; Rise       ; main_clk_50     ;
;  HEX5[3]       ; main_clk_50 ; 9.361  ; 9.218  ; Rise       ; main_clk_50     ;
;  HEX5[4]       ; main_clk_50 ; 10.333 ; 10.200 ; Rise       ; main_clk_50     ;
;  HEX5[5]       ; main_clk_50 ; 11.246 ; 10.875 ; Rise       ; main_clk_50     ;
;  HEX5[6]       ; main_clk_50 ; 10.157 ; 10.332 ; Rise       ; main_clk_50     ;
; HEX6[*]        ; main_clk_50 ; 10.649 ; 10.431 ; Rise       ; main_clk_50     ;
;  HEX6[0]       ; main_clk_50 ; 10.196 ; 10.117 ; Rise       ; main_clk_50     ;
;  HEX6[1]       ; main_clk_50 ; 9.443  ; 9.163  ; Rise       ; main_clk_50     ;
;  HEX6[2]       ; main_clk_50 ; 10.148 ; 9.830  ; Rise       ; main_clk_50     ;
;  HEX6[3]       ; main_clk_50 ; 10.134 ; 9.880  ; Rise       ; main_clk_50     ;
;  HEX6[4]       ; main_clk_50 ; 9.111  ; 8.931  ; Rise       ; main_clk_50     ;
;  HEX6[5]       ; main_clk_50 ; 10.649 ; 10.431 ; Rise       ; main_clk_50     ;
;  HEX6[6]       ; main_clk_50 ; 9.038  ; 9.122  ; Rise       ; main_clk_50     ;
; HEX7[*]        ; main_clk_50 ; 9.428  ; 9.213  ; Rise       ; main_clk_50     ;
;  HEX7[0]       ; main_clk_50 ; 9.253  ; 9.084  ; Rise       ; main_clk_50     ;
;  HEX7[1]       ; main_clk_50 ; 8.736  ; 8.618  ; Rise       ; main_clk_50     ;
;  HEX7[2]       ; main_clk_50 ; 8.996  ; 8.955  ; Rise       ; main_clk_50     ;
;  HEX7[3]       ; main_clk_50 ; 8.869  ; 8.783  ; Rise       ; main_clk_50     ;
;  HEX7[4]       ; main_clk_50 ; 9.098  ; 8.995  ; Rise       ; main_clk_50     ;
;  HEX7[5]       ; main_clk_50 ; 9.428  ; 9.213  ; Rise       ; main_clk_50     ;
;  HEX7[6]       ; main_clk_50 ; 9.144  ; 9.200  ; Rise       ; main_clk_50     ;
; I2C_SCLK       ; main_clk_50 ; 8.284  ; 8.165  ; Rise       ; main_clk_50     ;
; I2C_SDAT       ; main_clk_50 ; 12.187 ; 11.776 ; Rise       ; main_clk_50     ;
; OTG_ADDR[*]    ; main_clk_50 ; 11.671 ; 11.458 ; Rise       ; main_clk_50     ;
;  OTG_ADDR[0]   ; main_clk_50 ; 11.671 ; 11.458 ; Rise       ; main_clk_50     ;
;  OTG_ADDR[1]   ; main_clk_50 ; 8.875  ; 8.709  ; Rise       ; main_clk_50     ;
; OTG_CS_N       ; main_clk_50 ; 10.116 ; 9.925  ; Rise       ; main_clk_50     ;
; OTG_DATA[*]    ; main_clk_50 ; 8.916  ; 8.720  ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]   ; main_clk_50 ; 7.896  ; 7.748  ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]   ; main_clk_50 ; 8.052  ; 7.953  ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]   ; main_clk_50 ; 6.999  ; 6.893  ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]   ; main_clk_50 ; 8.251  ; 8.120  ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]   ; main_clk_50 ; 7.532  ; 7.491  ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]   ; main_clk_50 ; 8.454  ; 8.336  ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]   ; main_clk_50 ; 7.926  ; 7.791  ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]   ; main_clk_50 ; 8.916  ; 8.720  ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]   ; main_clk_50 ; 7.772  ; 7.696  ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]   ; main_clk_50 ; 7.867  ; 7.719  ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]  ; main_clk_50 ; 7.179  ; 7.121  ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]  ; main_clk_50 ; 6.931  ; 6.915  ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]  ; main_clk_50 ; 7.900  ; 7.749  ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]  ; main_clk_50 ; 7.789  ; 7.687  ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]  ; main_clk_50 ; 8.213  ; 8.065  ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]  ; main_clk_50 ; 7.482  ; 7.419  ; Rise       ; main_clk_50     ;
; OTG_RD_N       ; main_clk_50 ; 8.909  ; 8.749  ; Rise       ; main_clk_50     ;
; OTG_RST_N      ; main_clk_50 ; 9.190  ; 8.948  ; Rise       ; main_clk_50     ;
; OTG_WR_N       ; main_clk_50 ; 9.081  ; 8.939  ; Rise       ; main_clk_50     ;
; SRAM_ADDR[*]   ; main_clk_50 ; 25.971 ; 25.890 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[0]  ; main_clk_50 ; 21.767 ; 21.448 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[1]  ; main_clk_50 ; 21.175 ; 20.948 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[2]  ; main_clk_50 ; 22.067 ; 21.908 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[3]  ; main_clk_50 ; 21.083 ; 20.914 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[4]  ; main_clk_50 ; 20.320 ; 20.289 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[5]  ; main_clk_50 ; 22.553 ; 22.338 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[6]  ; main_clk_50 ; 21.825 ; 21.587 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[7]  ; main_clk_50 ; 24.143 ; 23.846 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[8]  ; main_clk_50 ; 24.850 ; 24.631 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[9]  ; main_clk_50 ; 25.037 ; 24.891 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[10] ; main_clk_50 ; 25.293 ; 24.905 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[11] ; main_clk_50 ; 23.437 ; 23.091 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[12] ; main_clk_50 ; 24.678 ; 24.606 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[13] ; main_clk_50 ; 23.992 ; 23.732 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[14] ; main_clk_50 ; 23.619 ; 23.472 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[15] ; main_clk_50 ; 25.971 ; 25.890 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[16] ; main_clk_50 ; 23.218 ; 23.075 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[17] ; main_clk_50 ; 25.469 ; 25.301 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[18] ; main_clk_50 ; 25.225 ; 24.980 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[19] ; main_clk_50 ; 24.945 ; 24.880 ; Rise       ; main_clk_50     ;
; VGA_B[*]       ; main_clk_50 ; 19.479 ; 19.384 ; Rise       ; main_clk_50     ;
;  VGA_B[3]      ; main_clk_50 ; 18.631 ; 18.422 ; Rise       ; main_clk_50     ;
;  VGA_B[4]      ; main_clk_50 ; 18.153 ; 18.006 ; Rise       ; main_clk_50     ;
;  VGA_B[5]      ; main_clk_50 ; 19.399 ; 19.166 ; Rise       ; main_clk_50     ;
;  VGA_B[6]      ; main_clk_50 ; 19.479 ; 19.384 ; Rise       ; main_clk_50     ;
;  VGA_B[7]      ; main_clk_50 ; 18.655 ; 18.613 ; Rise       ; main_clk_50     ;
; VGA_BLANK_N    ; main_clk_50 ; 7.249  ; 7.187  ; Rise       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 3.358  ; 3.396  ; Rise       ; main_clk_50     ;
; VGA_G[*]       ; main_clk_50 ; 21.258 ; 20.947 ; Rise       ; main_clk_50     ;
;  VGA_G[2]      ; main_clk_50 ; 20.895 ; 20.501 ; Rise       ; main_clk_50     ;
;  VGA_G[3]      ; main_clk_50 ; 18.413 ; 18.247 ; Rise       ; main_clk_50     ;
;  VGA_G[4]      ; main_clk_50 ; 20.700 ; 20.444 ; Rise       ; main_clk_50     ;
;  VGA_G[5]      ; main_clk_50 ; 21.258 ; 20.947 ; Rise       ; main_clk_50     ;
;  VGA_G[6]      ; main_clk_50 ; 18.558 ; 18.497 ; Rise       ; main_clk_50     ;
;  VGA_G[7]      ; main_clk_50 ; 20.957 ; 20.760 ; Rise       ; main_clk_50     ;
; VGA_HS         ; main_clk_50 ; 7.184  ; 7.071  ; Rise       ; main_clk_50     ;
; VGA_R[*]       ; main_clk_50 ; 20.410 ; 20.319 ; Rise       ; main_clk_50     ;
;  VGA_R[3]      ; main_clk_50 ; 19.690 ; 19.488 ; Rise       ; main_clk_50     ;
;  VGA_R[4]      ; main_clk_50 ; 20.080 ; 19.815 ; Rise       ; main_clk_50     ;
;  VGA_R[5]      ; main_clk_50 ; 18.753 ; 18.664 ; Rise       ; main_clk_50     ;
;  VGA_R[6]      ; main_clk_50 ; 20.332 ; 20.319 ; Rise       ; main_clk_50     ;
;  VGA_R[7]      ; main_clk_50 ; 20.410 ; 20.199 ; Rise       ; main_clk_50     ;
; VGA_VS         ; main_clk_50 ; 7.215  ; 7.055  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.827  ; 0.941  ; Fall       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 3.358  ; 3.396  ; Fall       ; main_clk_50     ;
+----------------+-------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+----------------+-------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+-------------+--------+--------+------------+-----------------+
; AUD_DACDAT     ; main_clk_50 ; 11.964 ; 11.630 ; Rise       ; main_clk_50     ;
; AUD_XCK        ; main_clk_50 ; 7.406  ; 7.301  ; Rise       ; main_clk_50     ;
; DRAM_ADDR[*]   ; main_clk_50 ; 2.462  ; 2.457  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 2.631  ; 2.603  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 2.575  ; 2.547  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 2.462  ; 2.457  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 2.655  ; 2.627  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 2.585  ; 2.557  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 2.600  ; 2.572  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 2.498  ; 2.493  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 2.523  ; 2.518  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 2.604  ; 2.576  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 2.598  ; 2.570  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 2.533  ; 2.528  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 2.625  ; 2.597  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 2.610  ; 2.582  ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 2.472  ; 2.467  ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 2.472  ; 2.467  ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 2.630  ; 2.602  ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 2.592  ; 2.564  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.404  ; 0.516  ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 2.650  ; 2.622  ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 2.532  ; 2.527  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 2.608  ; 2.580  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 2.653  ; 2.625  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 2.663  ; 2.635  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 2.659  ; 2.631  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 2.653  ; 2.625  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 2.670  ; 2.642  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 2.680  ; 2.652  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 2.671  ; 2.643  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 2.635  ; 2.607  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 2.645  ; 2.617  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 2.687  ; 2.659  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 2.605  ; 2.577  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 2.667  ; 2.639  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 2.680  ; 2.652  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 2.532  ; 2.527  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 2.665  ; 2.637  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 2.617  ; 2.589  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 2.607  ; 2.579  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 2.643  ; 2.615  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 2.634  ; 2.606  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 2.624  ; 2.596  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 2.596  ; 2.568  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 2.627  ; 2.599  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 2.601  ; 2.573  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 2.605  ; 2.577  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 2.632  ; 2.604  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 2.662  ; 2.634  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 2.662  ; 2.634  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 2.641  ; 2.613  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 2.639  ; 2.611  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 2.671  ; 2.643  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 2.675  ; 2.647  ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 2.509  ; 2.504  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 2.665  ; 2.637  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 2.602  ; 2.574  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 2.627  ; 2.599  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 2.509  ; 2.504  ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 2.609  ; 2.581  ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 2.588  ; 2.560  ; Rise       ; main_clk_50     ;
; FL_ADDR[*]     ; main_clk_50 ; 6.125  ; 6.049  ; Rise       ; main_clk_50     ;
;  FL_ADDR[0]    ; main_clk_50 ; 6.770  ; 6.691  ; Rise       ; main_clk_50     ;
;  FL_ADDR[1]    ; main_clk_50 ; 6.572  ; 6.518  ; Rise       ; main_clk_50     ;
;  FL_ADDR[2]    ; main_clk_50 ; 6.606  ; 6.493  ; Rise       ; main_clk_50     ;
;  FL_ADDR[3]    ; main_clk_50 ; 7.007  ; 6.924  ; Rise       ; main_clk_50     ;
;  FL_ADDR[4]    ; main_clk_50 ; 6.587  ; 6.471  ; Rise       ; main_clk_50     ;
;  FL_ADDR[5]    ; main_clk_50 ; 6.634  ; 6.516  ; Rise       ; main_clk_50     ;
;  FL_ADDR[6]    ; main_clk_50 ; 6.610  ; 6.496  ; Rise       ; main_clk_50     ;
;  FL_ADDR[7]    ; main_clk_50 ; 7.504  ; 7.461  ; Rise       ; main_clk_50     ;
;  FL_ADDR[8]    ; main_clk_50 ; 6.146  ; 6.071  ; Rise       ; main_clk_50     ;
;  FL_ADDR[9]    ; main_clk_50 ; 6.139  ; 6.063  ; Rise       ; main_clk_50     ;
;  FL_ADDR[10]   ; main_clk_50 ; 6.781  ; 6.707  ; Rise       ; main_clk_50     ;
;  FL_ADDR[11]   ; main_clk_50 ; 7.064  ; 6.885  ; Rise       ; main_clk_50     ;
;  FL_ADDR[12]   ; main_clk_50 ; 6.935  ; 6.827  ; Rise       ; main_clk_50     ;
;  FL_ADDR[13]   ; main_clk_50 ; 7.163  ; 7.023  ; Rise       ; main_clk_50     ;
;  FL_ADDR[14]   ; main_clk_50 ; 6.730  ; 6.650  ; Rise       ; main_clk_50     ;
;  FL_ADDR[15]   ; main_clk_50 ; 8.902  ; 8.701  ; Rise       ; main_clk_50     ;
;  FL_ADDR[16]   ; main_clk_50 ; 6.490  ; 6.432  ; Rise       ; main_clk_50     ;
;  FL_ADDR[17]   ; main_clk_50 ; 6.566  ; 6.510  ; Rise       ; main_clk_50     ;
;  FL_ADDR[18]   ; main_clk_50 ; 6.125  ; 6.049  ; Rise       ; main_clk_50     ;
;  FL_ADDR[19]   ; main_clk_50 ; 6.338  ; 6.227  ; Rise       ; main_clk_50     ;
;  FL_ADDR[20]   ; main_clk_50 ; 6.650  ; 6.525  ; Rise       ; main_clk_50     ;
;  FL_ADDR[21]   ; main_clk_50 ; 7.429  ; 7.247  ; Rise       ; main_clk_50     ;
;  FL_ADDR[22]   ; main_clk_50 ; 6.598  ; 6.461  ; Rise       ; main_clk_50     ;
; HEX0[*]        ; main_clk_50 ; 9.864  ; 9.752  ; Rise       ; main_clk_50     ;
;  HEX0[0]       ; main_clk_50 ; 10.213 ; 10.024 ; Rise       ; main_clk_50     ;
;  HEX0[1]       ; main_clk_50 ; 11.526 ; 11.505 ; Rise       ; main_clk_50     ;
;  HEX0[2]       ; main_clk_50 ; 12.043 ; 12.021 ; Rise       ; main_clk_50     ;
;  HEX0[3]       ; main_clk_50 ; 9.864  ; 9.752  ; Rise       ; main_clk_50     ;
;  HEX0[4]       ; main_clk_50 ; 10.114 ; 9.999  ; Rise       ; main_clk_50     ;
;  HEX0[5]       ; main_clk_50 ; 11.632 ; 11.596 ; Rise       ; main_clk_50     ;
;  HEX0[6]       ; main_clk_50 ; 10.468 ; 10.355 ; Rise       ; main_clk_50     ;
; HEX1[*]        ; main_clk_50 ; 10.748 ; 10.615 ; Rise       ; main_clk_50     ;
;  HEX1[0]       ; main_clk_50 ; 10.748 ; 10.615 ; Rise       ; main_clk_50     ;
;  HEX1[1]       ; main_clk_50 ; 11.037 ; 10.871 ; Rise       ; main_clk_50     ;
;  HEX1[2]       ; main_clk_50 ; 12.035 ; 11.886 ; Rise       ; main_clk_50     ;
;  HEX1[3]       ; main_clk_50 ; 10.874 ; 11.004 ; Rise       ; main_clk_50     ;
;  HEX1[4]       ; main_clk_50 ; 11.109 ; 10.972 ; Rise       ; main_clk_50     ;
;  HEX1[5]       ; main_clk_50 ; 13.353 ; 13.256 ; Rise       ; main_clk_50     ;
;  HEX1[6]       ; main_clk_50 ; 12.067 ; 12.084 ; Rise       ; main_clk_50     ;
; HEX2[*]        ; main_clk_50 ; 9.266  ; 9.224  ; Rise       ; main_clk_50     ;
;  HEX2[0]       ; main_clk_50 ; 9.647  ; 9.504  ; Rise       ; main_clk_50     ;
;  HEX2[1]       ; main_clk_50 ; 11.165 ; 10.898 ; Rise       ; main_clk_50     ;
;  HEX2[2]       ; main_clk_50 ; 10.986 ; 10.869 ; Rise       ; main_clk_50     ;
;  HEX2[3]       ; main_clk_50 ; 9.287  ; 9.224  ; Rise       ; main_clk_50     ;
;  HEX2[4]       ; main_clk_50 ; 10.097 ; 10.075 ; Rise       ; main_clk_50     ;
;  HEX2[5]       ; main_clk_50 ; 10.661 ; 10.624 ; Rise       ; main_clk_50     ;
;  HEX2[6]       ; main_clk_50 ; 9.266  ; 9.329  ; Rise       ; main_clk_50     ;
; HEX3[*]        ; main_clk_50 ; 9.205  ; 9.112  ; Rise       ; main_clk_50     ;
;  HEX3[0]       ; main_clk_50 ; 9.425  ; 9.293  ; Rise       ; main_clk_50     ;
;  HEX3[3]       ; main_clk_50 ; 9.205  ; 9.112  ; Rise       ; main_clk_50     ;
;  HEX3[4]       ; main_clk_50 ; 9.252  ; 9.160  ; Rise       ; main_clk_50     ;
;  HEX3[5]       ; main_clk_50 ; 9.252  ; 9.160  ; Rise       ; main_clk_50     ;
; HEX4[*]        ; main_clk_50 ; 8.019  ; 7.935  ; Rise       ; main_clk_50     ;
;  HEX4[0]       ; main_clk_50 ; 8.019  ; 7.935  ; Rise       ; main_clk_50     ;
;  HEX4[1]       ; main_clk_50 ; 9.754  ; 9.526  ; Rise       ; main_clk_50     ;
;  HEX4[2]       ; main_clk_50 ; 8.363  ; 8.121  ; Rise       ; main_clk_50     ;
;  HEX4[3]       ; main_clk_50 ; 9.448  ; 9.225  ; Rise       ; main_clk_50     ;
;  HEX4[4]       ; main_clk_50 ; 9.826  ; 9.602  ; Rise       ; main_clk_50     ;
;  HEX4[5]       ; main_clk_50 ; 8.356  ; 8.388  ; Rise       ; main_clk_50     ;
;  HEX4[6]       ; main_clk_50 ; 9.431  ; 9.696  ; Rise       ; main_clk_50     ;
; HEX5[*]        ; main_clk_50 ; 7.826  ; 7.688  ; Rise       ; main_clk_50     ;
;  HEX5[0]       ; main_clk_50 ; 9.241  ; 9.062  ; Rise       ; main_clk_50     ;
;  HEX5[1]       ; main_clk_50 ; 9.498  ; 9.550  ; Rise       ; main_clk_50     ;
;  HEX5[2]       ; main_clk_50 ; 10.977 ; 10.618 ; Rise       ; main_clk_50     ;
;  HEX5[3]       ; main_clk_50 ; 7.826  ; 7.688  ; Rise       ; main_clk_50     ;
;  HEX5[4]       ; main_clk_50 ; 8.759  ; 8.712  ; Rise       ; main_clk_50     ;
;  HEX5[5]       ; main_clk_50 ; 9.633  ; 9.358  ; Rise       ; main_clk_50     ;
;  HEX5[6]       ; main_clk_50 ; 8.589  ; 8.760  ; Rise       ; main_clk_50     ;
; HEX6[*]        ; main_clk_50 ; 8.364  ; 8.265  ; Rise       ; main_clk_50     ;
;  HEX6[0]       ; main_clk_50 ; 9.032  ; 8.921  ; Rise       ; main_clk_50     ;
;  HEX6[1]       ; main_clk_50 ; 8.720  ; 8.483  ; Rise       ; main_clk_50     ;
;  HEX6[2]       ; main_clk_50 ; 9.399  ; 9.192  ; Rise       ; main_clk_50     ;
;  HEX6[3]       ; main_clk_50 ; 9.382  ; 9.163  ; Rise       ; main_clk_50     ;
;  HEX6[4]       ; main_clk_50 ; 8.517  ; 8.265  ; Rise       ; main_clk_50     ;
;  HEX6[5]       ; main_clk_50 ; 9.931  ; 9.764  ; Rise       ; main_clk_50     ;
;  HEX6[6]       ; main_clk_50 ; 8.364  ; 8.428  ; Rise       ; main_clk_50     ;
; HEX7[*]        ; main_clk_50 ; 7.959  ; 7.927  ; Rise       ; main_clk_50     ;
;  HEX7[0]       ; main_clk_50 ; 8.099  ; 7.927  ; Rise       ; main_clk_50     ;
;  HEX7[1]       ; main_clk_50 ; 7.959  ; 7.928  ; Rise       ; main_clk_50     ;
;  HEX7[2]       ; main_clk_50 ; 8.209  ; 8.194  ; Rise       ; main_clk_50     ;
;  HEX7[3]       ; main_clk_50 ; 8.124  ; 8.077  ; Rise       ; main_clk_50     ;
;  HEX7[4]       ; main_clk_50 ; 8.461  ; 8.235  ; Rise       ; main_clk_50     ;
;  HEX7[5]       ; main_clk_50 ; 8.680  ; 8.457  ; Rise       ; main_clk_50     ;
;  HEX7[6]       ; main_clk_50 ; 8.434  ; 8.449  ; Rise       ; main_clk_50     ;
; I2C_SCLK       ; main_clk_50 ; 7.711  ; 7.555  ; Rise       ; main_clk_50     ;
; I2C_SDAT       ; main_clk_50 ; 8.174  ; 7.902  ; Rise       ; main_clk_50     ;
; OTG_ADDR[*]    ; main_clk_50 ; 8.546  ; 8.387  ; Rise       ; main_clk_50     ;
;  OTG_ADDR[0]   ; main_clk_50 ; 11.274 ; 11.071 ; Rise       ; main_clk_50     ;
;  OTG_ADDR[1]   ; main_clk_50 ; 8.546  ; 8.387  ; Rise       ; main_clk_50     ;
; OTG_CS_N       ; main_clk_50 ; 9.739  ; 9.554  ; Rise       ; main_clk_50     ;
; OTG_DATA[*]    ; main_clk_50 ; 6.683  ; 6.645  ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]   ; main_clk_50 ; 7.608  ; 7.465  ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]   ; main_clk_50 ; 7.758  ; 7.661  ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]   ; main_clk_50 ; 6.747  ; 6.645  ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]   ; main_clk_50 ; 7.949  ; 7.822  ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]   ; main_clk_50 ; 7.259  ; 7.218  ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]   ; main_clk_50 ; 8.144  ; 8.029  ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]   ; main_clk_50 ; 7.636  ; 7.506  ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]   ; main_clk_50 ; 8.583  ; 8.395  ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]   ; main_clk_50 ; 7.489  ; 7.415  ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]   ; main_clk_50 ; 7.581  ; 7.437  ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]  ; main_clk_50 ; 6.921  ; 6.863  ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]  ; main_clk_50 ; 6.683  ; 6.667  ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]  ; main_clk_50 ; 7.613  ; 7.466  ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]  ; main_clk_50 ; 7.508  ; 7.408  ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]  ; main_clk_50 ; 7.913  ; 7.769  ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]  ; main_clk_50 ; 7.211  ; 7.149  ; Rise       ; main_clk_50     ;
; OTG_RD_N       ; main_clk_50 ; 8.581  ; 8.426  ; Rise       ; main_clk_50     ;
; OTG_RST_N      ; main_clk_50 ; 8.848  ; 8.615  ; Rise       ; main_clk_50     ;
; OTG_WR_N       ; main_clk_50 ; 8.745  ; 8.608  ; Rise       ; main_clk_50     ;
; SRAM_ADDR[*]   ; main_clk_50 ; 7.499  ; 7.505  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[0]  ; main_clk_50 ; 9.522  ; 9.264  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[1]  ; main_clk_50 ; 9.056  ; 8.845  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[2]  ; main_clk_50 ; 8.942  ; 8.761  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[3]  ; main_clk_50 ; 8.211  ; 8.075  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[4]  ; main_clk_50 ; 7.499  ; 7.505  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[5]  ; main_clk_50 ; 9.881  ; 9.583  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[6]  ; main_clk_50 ; 8.438  ; 8.353  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[7]  ; main_clk_50 ; 10.011 ; 9.714  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[8]  ; main_clk_50 ; 10.159 ; 9.966  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[9]  ; main_clk_50 ; 10.644 ; 10.505 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[10] ; main_clk_50 ; 10.818 ; 10.482 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[11] ; main_clk_50 ; 9.046  ; 8.766  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[12] ; main_clk_50 ; 9.837  ; 9.807  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[13] ; main_clk_50 ; 8.736  ; 8.523  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[14] ; main_clk_50 ; 8.450  ; 8.343  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[15] ; main_clk_50 ; 10.660 ; 10.621 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[16] ; main_clk_50 ; 8.029  ; 7.929  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[17] ; main_clk_50 ; 10.129 ; 10.005 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[18] ; main_clk_50 ; 9.953  ; 9.755  ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[19] ; main_clk_50 ; 9.515  ; 9.492  ; Rise       ; main_clk_50     ;
; VGA_B[*]       ; main_clk_50 ; 5.449  ; 5.379  ; Rise       ; main_clk_50     ;
;  VGA_B[3]      ; main_clk_50 ; 6.724  ; 6.522  ; Rise       ; main_clk_50     ;
;  VGA_B[4]      ; main_clk_50 ; 5.844  ; 5.702  ; Rise       ; main_clk_50     ;
;  VGA_B[5]      ; main_clk_50 ; 7.042  ; 6.818  ; Rise       ; main_clk_50     ;
;  VGA_B[6]      ; main_clk_50 ; 6.860  ; 6.739  ; Rise       ; main_clk_50     ;
;  VGA_B[7]      ; main_clk_50 ; 5.449  ; 5.379  ; Rise       ; main_clk_50     ;
; VGA_BLANK_N    ; main_clk_50 ; 6.558  ; 6.498  ; Rise       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 2.833  ; 2.872  ; Rise       ; main_clk_50     ;
; VGA_G[*]       ; main_clk_50 ; 5.967  ; 5.880  ; Rise       ; main_clk_50     ;
;  VGA_G[2]      ; main_clk_50 ; 8.654  ; 8.246  ; Rise       ; main_clk_50     ;
;  VGA_G[3]      ; main_clk_50 ; 6.509  ; 6.348  ; Rise       ; main_clk_50     ;
;  VGA_G[4]      ; main_clk_50 ; 7.880  ; 7.609  ; Rise       ; main_clk_50     ;
;  VGA_G[5]      ; main_clk_50 ; 8.565  ; 8.237  ; Rise       ; main_clk_50     ;
;  VGA_G[6]      ; main_clk_50 ; 5.967  ; 5.880  ; Rise       ; main_clk_50     ;
;  VGA_G[7]      ; main_clk_50 ; 7.897  ; 7.707  ; Rise       ; main_clk_50     ;
; VGA_HS         ; main_clk_50 ; 6.495  ; 6.386  ; Rise       ; main_clk_50     ;
; VGA_R[*]       ; main_clk_50 ; 6.157  ; 6.043  ; Rise       ; main_clk_50     ;
;  VGA_R[3]      ; main_clk_50 ; 7.319  ; 7.125  ; Rise       ; main_clk_50     ;
;  VGA_R[4]      ; main_clk_50 ; 7.693  ; 7.437  ; Rise       ; main_clk_50     ;
;  VGA_R[5]      ; main_clk_50 ; 6.157  ; 6.043  ; Rise       ; main_clk_50     ;
;  VGA_R[6]      ; main_clk_50 ; 7.058  ; 7.016  ; Rise       ; main_clk_50     ;
;  VGA_R[7]      ; main_clk_50 ; 7.132  ; 6.901  ; Rise       ; main_clk_50     ;
; VGA_VS         ; main_clk_50 ; 6.527  ; 6.372  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.404  ; 0.516  ; Fall       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 2.833  ; 2.872  ; Fall       ; main_clk_50     ;
+----------------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Output Enable Times                                                          ;
+---------------+-------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+-------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]    ; main_clk_50 ; 2.820  ; 2.765  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]   ; main_clk_50 ; 2.925  ; 2.837  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]   ; main_clk_50 ; 2.951  ; 2.863  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]   ; main_clk_50 ; 2.961  ; 2.873  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]   ; main_clk_50 ; 2.947  ; 2.859  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]   ; main_clk_50 ; 2.961  ; 2.873  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]   ; main_clk_50 ; 2.958  ; 2.870  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]   ; main_clk_50 ; 2.958  ; 2.870  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]   ; main_clk_50 ; 2.970  ; 2.882  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]   ; main_clk_50 ; 2.943  ; 2.855  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]   ; main_clk_50 ; 2.943  ; 2.855  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]  ; main_clk_50 ; 2.955  ; 2.867  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]  ; main_clk_50 ; 2.912  ; 2.824  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]  ; main_clk_50 ; 2.955  ; 2.867  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]  ; main_clk_50 ; 2.938  ; 2.850  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]  ; main_clk_50 ; 2.820  ; 2.765  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]  ; main_clk_50 ; 2.943  ; 2.855  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]  ; main_clk_50 ; 2.945  ; 2.857  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]  ; main_clk_50 ; 2.934  ; 2.846  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]  ; main_clk_50 ; 2.951  ; 2.863  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]  ; main_clk_50 ; 2.942  ; 2.854  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]  ; main_clk_50 ; 2.942  ; 2.854  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]  ; main_clk_50 ; 2.912  ; 2.824  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]  ; main_clk_50 ; 2.945  ; 2.857  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]  ; main_clk_50 ; 2.938  ; 2.850  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]  ; main_clk_50 ; 2.943  ; 2.855  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]  ; main_clk_50 ; 2.970  ; 2.882  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]  ; main_clk_50 ; 2.970  ; 2.882  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]  ; main_clk_50 ; 2.970  ; 2.882  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]  ; main_clk_50 ; 2.970  ; 2.882  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]  ; main_clk_50 ; 2.967  ; 2.879  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]  ; main_clk_50 ; 2.970  ; 2.882  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]  ; main_clk_50 ; 2.963  ; 2.875  ; Rise       ; main_clk_50     ;
; I2C_SDAT      ; main_clk_50 ; 8.994  ; 8.925  ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 9.973  ; 9.885  ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 11.616 ; 11.528 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 11.288 ; 11.200 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 11.616 ; 11.528 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 11.288 ; 11.200 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 10.958 ; 10.870 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 10.958 ; 10.870 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 11.602 ; 11.514 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 10.181 ; 10.126 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 10.295 ; 10.207 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 10.295 ; 10.207 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 10.966 ; 10.878 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 10.966 ; 10.878 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 10.323 ; 10.235 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 10.643 ; 10.555 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 9.973  ; 9.885  ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 10.323 ; 10.235 ; Rise       ; main_clk_50     ;
+---------------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                  ;
+---------------+-------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+-------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]    ; main_clk_50 ; 2.397  ; 2.342  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]   ; main_clk_50 ; 2.502  ; 2.414  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]   ; main_clk_50 ; 2.527  ; 2.439  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]   ; main_clk_50 ; 2.537  ; 2.449  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]   ; main_clk_50 ; 2.523  ; 2.435  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]   ; main_clk_50 ; 2.537  ; 2.449  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]   ; main_clk_50 ; 2.534  ; 2.446  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]   ; main_clk_50 ; 2.534  ; 2.446  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]   ; main_clk_50 ; 2.545  ; 2.457  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]   ; main_clk_50 ; 2.519  ; 2.431  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]   ; main_clk_50 ; 2.519  ; 2.431  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]  ; main_clk_50 ; 2.531  ; 2.443  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]  ; main_clk_50 ; 2.489  ; 2.401  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]  ; main_clk_50 ; 2.531  ; 2.443  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]  ; main_clk_50 ; 2.514  ; 2.426  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]  ; main_clk_50 ; 2.397  ; 2.342  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]  ; main_clk_50 ; 2.519  ; 2.431  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]  ; main_clk_50 ; 2.521  ; 2.433  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]  ; main_clk_50 ; 2.511  ; 2.423  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]  ; main_clk_50 ; 2.527  ; 2.439  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]  ; main_clk_50 ; 2.518  ; 2.430  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]  ; main_clk_50 ; 2.518  ; 2.430  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]  ; main_clk_50 ; 2.490  ; 2.402  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]  ; main_clk_50 ; 2.521  ; 2.433  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]  ; main_clk_50 ; 2.515  ; 2.427  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]  ; main_clk_50 ; 2.519  ; 2.431  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]  ; main_clk_50 ; 2.546  ; 2.458  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]  ; main_clk_50 ; 2.546  ; 2.458  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]  ; main_clk_50 ; 2.546  ; 2.458  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]  ; main_clk_50 ; 2.545  ; 2.457  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]  ; main_clk_50 ; 2.543  ; 2.455  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]  ; main_clk_50 ; 2.545  ; 2.457  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]  ; main_clk_50 ; 2.539  ; 2.451  ; Rise       ; main_clk_50     ;
; I2C_SDAT      ; main_clk_50 ; 8.275  ; 8.206  ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 9.621  ; 9.533  ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 11.199 ; 11.111 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 10.884 ; 10.796 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 11.199 ; 11.111 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 10.884 ; 10.796 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 10.567 ; 10.479 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 10.567 ; 10.479 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 11.186 ; 11.098 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 9.817  ; 9.762  ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 9.931  ; 9.843  ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 9.931  ; 9.843  ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 10.575 ; 10.487 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 10.575 ; 10.487 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 9.958  ; 9.870  ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 10.265 ; 10.177 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 9.621  ; 9.533  ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 9.958  ; 9.870  ; Rise       ; main_clk_50     ;
+---------------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Output Disable Times                                                               ;
+---------------+-------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+-------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]    ; main_clk_50 ; 2.832     ; 2.887     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]   ; main_clk_50 ; 2.904     ; 2.992     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]   ; main_clk_50 ; 2.930     ; 3.018     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]   ; main_clk_50 ; 2.940     ; 3.028     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]   ; main_clk_50 ; 2.926     ; 3.014     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]   ; main_clk_50 ; 2.940     ; 3.028     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]   ; main_clk_50 ; 2.937     ; 3.025     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]   ; main_clk_50 ; 2.937     ; 3.025     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]   ; main_clk_50 ; 2.949     ; 3.037     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]   ; main_clk_50 ; 2.922     ; 3.010     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]   ; main_clk_50 ; 2.922     ; 3.010     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]  ; main_clk_50 ; 2.934     ; 3.022     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]  ; main_clk_50 ; 2.891     ; 2.979     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]  ; main_clk_50 ; 2.934     ; 3.022     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]  ; main_clk_50 ; 2.917     ; 3.005     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]  ; main_clk_50 ; 2.832     ; 2.887     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]  ; main_clk_50 ; 2.922     ; 3.010     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]  ; main_clk_50 ; 2.924     ; 3.012     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]  ; main_clk_50 ; 2.913     ; 3.001     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]  ; main_clk_50 ; 2.930     ; 3.018     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]  ; main_clk_50 ; 2.921     ; 3.009     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]  ; main_clk_50 ; 2.921     ; 3.009     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]  ; main_clk_50 ; 2.891     ; 2.979     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]  ; main_clk_50 ; 2.924     ; 3.012     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]  ; main_clk_50 ; 2.917     ; 3.005     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]  ; main_clk_50 ; 2.922     ; 3.010     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]  ; main_clk_50 ; 2.949     ; 3.037     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]  ; main_clk_50 ; 2.949     ; 3.037     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]  ; main_clk_50 ; 2.949     ; 3.037     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]  ; main_clk_50 ; 2.949     ; 3.037     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]  ; main_clk_50 ; 2.946     ; 3.034     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]  ; main_clk_50 ; 2.949     ; 3.037     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]  ; main_clk_50 ; 2.942     ; 3.030     ; Rise       ; main_clk_50     ;
; I2C_SDAT      ; main_clk_50 ; 8.662     ; 8.731     ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 9.632     ; 9.720     ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 11.221    ; 11.309    ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 10.906    ; 10.994    ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 11.221    ; 11.309    ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 10.906    ; 10.994    ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 10.587    ; 10.675    ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 10.587    ; 10.675    ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 11.203    ; 11.291    ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 9.862     ; 9.917     ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 9.944     ; 10.032    ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 9.944     ; 10.032    ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 10.596    ; 10.684    ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 10.596    ; 10.684    ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 9.973     ; 10.061    ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 10.281    ; 10.369    ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 9.632     ; 9.720     ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 9.973     ; 10.061    ; Rise       ; main_clk_50     ;
+---------------+-------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                       ;
+---------------+-------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+-------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]    ; main_clk_50 ; 2.406     ; 2.461     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]   ; main_clk_50 ; 2.478     ; 2.566     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]   ; main_clk_50 ; 2.503     ; 2.591     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]   ; main_clk_50 ; 2.513     ; 2.601     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]   ; main_clk_50 ; 2.499     ; 2.587     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]   ; main_clk_50 ; 2.513     ; 2.601     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]   ; main_clk_50 ; 2.510     ; 2.598     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]   ; main_clk_50 ; 2.510     ; 2.598     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]   ; main_clk_50 ; 2.521     ; 2.609     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]   ; main_clk_50 ; 2.495     ; 2.583     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]   ; main_clk_50 ; 2.495     ; 2.583     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]  ; main_clk_50 ; 2.507     ; 2.595     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]  ; main_clk_50 ; 2.465     ; 2.553     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]  ; main_clk_50 ; 2.507     ; 2.595     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]  ; main_clk_50 ; 2.490     ; 2.578     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]  ; main_clk_50 ; 2.406     ; 2.461     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]  ; main_clk_50 ; 2.495     ; 2.583     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]  ; main_clk_50 ; 2.497     ; 2.585     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]  ; main_clk_50 ; 2.487     ; 2.575     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]  ; main_clk_50 ; 2.503     ; 2.591     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]  ; main_clk_50 ; 2.494     ; 2.582     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]  ; main_clk_50 ; 2.494     ; 2.582     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]  ; main_clk_50 ; 2.466     ; 2.554     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]  ; main_clk_50 ; 2.497     ; 2.585     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]  ; main_clk_50 ; 2.491     ; 2.579     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]  ; main_clk_50 ; 2.495     ; 2.583     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]  ; main_clk_50 ; 2.522     ; 2.610     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]  ; main_clk_50 ; 2.522     ; 2.610     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]  ; main_clk_50 ; 2.522     ; 2.610     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]  ; main_clk_50 ; 2.521     ; 2.609     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]  ; main_clk_50 ; 2.519     ; 2.607     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]  ; main_clk_50 ; 2.521     ; 2.609     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]  ; main_clk_50 ; 2.515     ; 2.603     ; Rise       ; main_clk_50     ;
; I2C_SDAT      ; main_clk_50 ; 8.030     ; 8.099     ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 9.290     ; 9.378     ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 10.816    ; 10.904    ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 10.514    ; 10.602    ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 10.816    ; 10.904    ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 10.514    ; 10.602    ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 10.208    ; 10.296    ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 10.208    ; 10.296    ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 10.799    ; 10.887    ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 9.509     ; 9.564     ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 9.591     ; 9.679     ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 9.591     ; 9.679     ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 10.216    ; 10.304    ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 10.216    ; 10.304    ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 9.618     ; 9.706     ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 9.914     ; 10.002    ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 9.290     ; 9.378     ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 9.618     ; 9.706     ; Rise       ; main_clk_50     ;
+---------------+-------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 34.023 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 9.697  ; 0.000         ;
; altera_reserved_tck ; 48.546 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; main_clk_50         ; 0.166 ; 0.000         ;
; altera_reserved_tck ; 0.180 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 16.226 ; 0.000         ;
; altera_reserved_tck ; 49.192 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; main_clk_50         ; 0.497 ; 0.000         ;
; altera_reserved_tck ; 0.542 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; main_clk_50         ; 9.358  ; 0.000             ;
; altera_reserved_tck ; 49.474 ; 0.000             ;
+---------------------+--------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.697 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.061      ; 10.393     ;
; 9.724 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.115      ; 10.420     ;
; 9.727 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.075      ; 10.377     ;
; 9.735 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.084      ; 10.378     ;
; 9.751 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.100      ; 10.378     ;
; 9.762 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.087      ; 10.354     ;
; 9.771 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.061      ; 10.319     ;
; 9.779 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a37~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.068      ; 10.318     ;
; 9.794 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.061      ; 10.296     ;
; 9.798 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.115      ; 10.346     ;
; 9.801 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.082      ; 10.310     ;
; 9.801 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.075      ; 10.303     ;
; 9.809 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.084      ; 10.304     ;
; 9.813 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a46~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.090      ; 10.306     ;
; 9.816 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a43~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.103      ; 10.316     ;
; 9.821 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.115      ; 10.323     ;
; 9.824 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.075      ; 10.280     ;
; 9.825 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.100      ; 10.304     ;
; 9.827 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a29~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.109      ; 10.311     ;
; 9.830 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.049      ; 10.248     ;
; 9.831 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a18~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.107      ; 10.305     ;
; 9.832 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.084      ; 10.281     ;
; 9.836 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.087      ; 10.280     ;
; 9.841 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.049      ; 10.237     ;
; 9.848 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.100      ; 10.281     ;
; 9.850 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.061      ; 10.240     ;
; 9.853 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a37~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.068      ; 10.244     ;
; 9.857 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.103      ; 10.275     ;
; 9.858 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.049      ; 10.220     ;
; 9.859 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.087      ; 10.257     ;
; 9.860 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.063      ; 10.232     ;
; 9.865 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a42~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.067      ; 10.231     ;
; 9.868 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a44~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.093      ; 10.254     ;
; 9.868 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.072      ; 10.233     ;
; 9.868 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.103      ; 10.264     ;
; 9.871 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.063      ; 10.221     ;
; 9.875 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.082      ; 10.236     ;
; 9.876 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a37~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.068      ; 10.221     ;
; 9.877 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.062      ; 10.214     ;
; 9.877 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.115      ; 10.267     ;
; 9.879 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.072      ; 10.222     ;
; 9.880 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.075      ; 10.224     ;
; 9.884 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.062      ; 10.207     ;
; 9.884 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.088      ; 10.233     ;
; 9.885 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.103      ; 10.247     ;
; 9.886 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.064      ; 10.207     ;
; 9.887 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a46~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.090      ; 10.232     ;
; 9.888 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.084      ; 10.225     ;
; 9.888 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.063      ; 10.204     ;
; 9.890 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a43~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.103      ; 10.242     ;
; 9.895 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.075      ; 10.209     ;
; 9.895 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.088      ; 10.222     ;
; 9.896 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.072      ; 10.205     ;
; 9.898 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.082      ; 10.213     ;
; 9.901 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a29~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.109      ; 10.237     ;
; 9.904 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.116      ; 10.241     ;
; 9.904 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.100      ; 10.225     ;
; 9.905 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a18~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.107      ; 10.231     ;
; 9.906 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.075      ; 10.198     ;
; 9.907 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.076      ; 10.198     ;
; 9.910 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a46~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.090      ; 10.209     ;
; 9.910 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.049      ; 10.168     ;
; 9.911 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.116      ; 10.234     ;
; 9.912 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a37~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.056      ; 10.173     ;
; 9.912 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.088      ; 10.205     ;
; 9.913 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a43~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.103      ; 10.219     ;
; 9.913 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.118      ; 10.234     ;
; 9.914 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.076      ; 10.191     ;
; 9.915 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.085      ; 10.199     ;
; 9.915 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.087      ; 10.201     ;
; 9.916 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a47~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.079      ; 10.192     ;
; 9.916 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.078      ; 10.191     ;
; 9.917 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.064      ; 10.176     ;
; 9.922 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a10~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.097      ; 10.204     ;
; 9.922 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a41~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.101      ; 10.208     ;
; 9.922 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.085      ; 10.192     ;
; 9.923 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.075      ; 10.181     ;
; 9.923 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a37~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.056      ; 10.162     ;
; 9.924 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a29~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.109      ; 10.214     ;
; 9.924 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.087      ; 10.192     ;
; 9.927 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a39~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.088      ; 10.190     ;
; 9.928 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a18~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.107      ; 10.208     ;
; 9.930 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.048      ; 10.147     ;
; 9.931 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.101      ; 10.199     ;
; 9.932 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a37~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.068      ; 10.165     ;
; 9.933 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a14~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.121      ; 10.217     ;
; 9.934 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.070      ; 10.165     ;
; 9.937 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.103      ; 10.195     ;
; 9.938 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[3] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a40~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.091      ; 10.182     ;
; 9.938 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.101      ; 10.192     ;
; 9.939 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a42~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.067      ; 10.157     ;
; 9.939 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.064      ; 10.154     ;
; 9.940 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[4] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a2~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.063      ; 10.152     ;
; 9.940 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a12~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.103      ; 10.192     ;
; 9.940 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a37~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.056      ; 10.145     ;
; 9.942 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car2|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a9~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.088      ; 10.175     ;
; 9.942 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car1|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a44~porta_address_reg0 ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.093      ; 10.180     ;
; 9.944 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|yellow_car:my_yellow_car3|yellowcar_Y_Pos[1] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.118      ; 10.203     ;
; 9.945 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|yellow_car:my_yellow_car2|yellowcar_Y_Pos[6] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a5~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.070      ; 10.154     ;
; 9.946 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|yellow_car:my_yellow_car3|yellowcar_Y_Pos[2] ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.078      ; 10.161     ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.546 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.727      ;
; 48.586 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.690      ;
; 48.629 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.645      ;
; 48.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.637      ;
; 48.678 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.600      ;
; 48.760 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.517      ;
; 48.919 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.357      ;
; 48.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.328      ;
; 48.988 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.297      ;
; 48.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.287      ;
; 49.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.258      ;
; 49.064 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.214      ;
; 49.091 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 1.207      ;
; 49.113 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.164      ;
; 49.123 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.152      ;
; 49.294 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 0.982      ;
; 49.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                         ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 0.839      ;
; 49.561 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 0.712      ;
; 97.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.555      ;
; 97.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.552      ;
; 97.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.550      ;
; 97.391 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.548      ;
; 97.391 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.548      ;
; 97.391 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.548      ;
; 97.391 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.548      ;
; 97.391 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.548      ;
; 97.391 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.548      ;
; 97.391 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.548      ;
; 97.391 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.548      ;
; 97.391 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.548      ;
; 97.391 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.548      ;
; 97.391 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.548      ;
; 97.413 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.525      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.522      ;
; 97.418 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.520      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.518      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.518      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.518      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.518      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.518      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.518      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.518      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.518      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.518      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.518      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.518      ;
; 97.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.494      ;
; 97.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.494      ;
; 97.515 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.440      ;
; 97.515 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.440      ;
; 97.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.416      ;
; 97.523 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.413      ;
; 97.525 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.411      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.409      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.409      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.409      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.409      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.409      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.409      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.409      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.409      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.409      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.409      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.409      ;
; 97.556 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.404      ;
; 97.556 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.404      ;
; 97.622 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.346      ;
; 97.622 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.346      ;
; 97.622 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.346      ;
; 97.622 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                         ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.329      ;
; 97.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                         ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.329      ;
; 97.631 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                         ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.315      ;
; 97.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.282      ;
; 97.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.282      ;
; 97.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.282      ;
; 97.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.282      ;
; 97.692 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.252      ;
; 97.692 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.252      ;
; 97.692 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.252      ;
; 97.692 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.252      ;
; 97.703 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.254      ;
; 97.703 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.254      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.191      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.191      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.191      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.191      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.191      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.191      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.191      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.191      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.191      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.191      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.191      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.191      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.191      ;
; 97.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.191      ;
; 97.773 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.169      ;
; 97.773 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.169      ;
; 97.773 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.169      ;
; 97.773 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.169      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.166 ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b_stop0                                                                                                                                                                                                    ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b_stop1                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.135      ; 0.385      ;
; 0.174 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                              ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 0.307      ;
; 0.180 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.none                                                                                                                                                                     ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.none                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move3_next                                                                                                                                                               ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move3_next                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[0]                                                                                                                                                                                ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[0]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                  ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move13_next                                                                                                                                                              ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move13_next                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move1_next                                                                                                                                                               ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move1_next                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move12_next                                                                                                                                                              ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move12_next                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.move3_next                                                                                                                                                               ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.move3_next                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.none                                                                                                                                                                     ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.none                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_monitor:my_audio_machine|audio_interface:audioif|flag1                                                                                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|flag1                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                  ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                                            ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                        ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                  ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_manager:my_VGA_manager|startline:my_startline|startline_Y_Pos[9]                                                                                                                                                                                                    ; VGA_manager:my_VGA_manager|startline:my_startline|startline_Y_Pos[9]                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[0]                                                                                                                                                                                ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[0]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|lane_control:my_lane_control|State.none                                                                                                                                                                     ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|lane_control:my_lane_control|State.none                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|lane_control:my_lane_control|State.move3_next                                                                                                                                                               ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|lane_control:my_lane_control|State.move3_next                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[0]                                                                                                                                                                                ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[0]                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move2_next                                                                                                                                                               ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move2_next                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move23_next                                                                                                                                                              ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|lane_control:my_lane_control|State.move23_next                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.move23_next                                                                                                                                                              ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.move23_next                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.move2_next                                                                                                                                                               ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.move2_next                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.move13_next                                                                                                                                                              ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.move13_next                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.move12_next                                                                                                                                                              ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.move12_next                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.move1_next                                                                                                                                                               ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|lane_control:my_lane_control|State.move1_next                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move12_next                                                                                                                                                              ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move12_next                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move23_next                                                                                                                                                              ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move23_next                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move2_next                                                                                                                                                               ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move2_next                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move1_next                                                                                                                                                               ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move1_next                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move13_next                                                                                                                                                              ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane3|lane_control:my_lane_control|State.move13_next                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_controller:vga_controller_instance|v_counter[8]                                                                                                                                                                                                                     ; VGA_controller:vga_controller_instance|v_counter[8]                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_controller:vga_controller_instance|v_counter[5]                                                                                                                                                                                                                     ; VGA_controller:vga_controller_instance|v_counter[5]                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                          ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                          ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                              ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                              ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[0]                                                                                                                                            ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[0]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[1]                                                                                                                                            ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[1]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|wr_address                                                                                                                                            ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|wr_address                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                              ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address                                                                                                                                            ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|rd_address                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                     ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                      ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|refresh_request                                                                                                                                                                                                               ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|refresh_request                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                           ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|init_done                                                                                                                                                                                                                     ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|init_done                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_next.101                                                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_next.101                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_next.000                                                                                                                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_next.000                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_state.101                                                                                                                                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_state.101                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_state.000                                                                                                                                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_state.000                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                                     ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                                     ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                                     ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_monitor:my_audio_machine|state.byte_load                                                                                                                                                                                                                          ; audio_monitor:my_audio_machine|state.byte_load                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                         ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                            ; lab8_soc:my_lab8_soc|lab8_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                                                         ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                            ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                               ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                           ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                    ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                            ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                              ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                     ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                  ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                  ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                           ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.317      ;
; 0.185 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.320      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.327      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.321      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.322      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.321      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.327      ;
; 0.200 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.327      ;
; 0.200 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.328      ;
; 0.202 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.328      ;
; 0.202 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.329      ;
; 0.240 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.375      ;
; 0.246 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.372      ;
; 0.247 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.252 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.379      ;
; 0.252 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.377      ;
; 0.253 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.380      ;
; 0.253 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.380      ;
; 0.254 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.379      ;
; 0.255 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.380      ;
; 0.255 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.380      ;
; 0.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.383      ;
; 0.257 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.384      ;
; 0.258 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.385      ;
; 0.259 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.385      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.386      ;
; 0.260 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.385      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                             ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.388      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.391      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.394      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.393      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.393      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.392      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.393      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.397      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.398      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.399      ;
; 0.274 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.401      ;
; 0.275 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.399      ;
; 0.276 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.402      ;
; 0.276 ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                                   ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.402      ;
; 0.280 ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.405      ;
; 0.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.415      ;
; 0.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.414      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                         ;
+--------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.226 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[0]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.882     ; 2.899      ;
; 16.226 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[1]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.882     ; 2.899      ;
; 16.226 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[2]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.882     ; 2.899      ;
; 16.226 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[3]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.882     ; 2.899      ;
; 16.226 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[4]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.882     ; 2.899      ;
; 16.226 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[5]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.882     ; 2.899      ;
; 16.226 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[6]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.882     ; 2.899      ;
; 16.226 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[7]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.882     ; 2.899      ;
; 16.226 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[8]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.882     ; 2.899      ;
; 16.226 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[9]                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.882     ; 2.899      ;
; 16.226 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[10]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.882     ; 2.899      ;
; 16.226 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[11]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.882     ; 2.899      ;
; 16.226 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[12]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.882     ; 2.899      ;
; 16.226 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[13]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.882     ; 2.899      ;
; 16.226 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[14]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.882     ; 2.899      ;
; 16.226 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[15]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.882     ; 2.899      ;
; 16.227 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|curr_state.WINP1                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.870     ; 2.910      ;
; 16.227 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|curr_state.WINP2                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.870     ; 2.910      ;
; 16.227 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|curr_state.WAIT                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.870     ; 2.910      ;
; 16.227 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|curr_state.THREE                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.870     ; 2.910      ;
; 16.227 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|curr_state.TWO                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.870     ; 2.910      ;
; 16.227 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|curr_state.ONE                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.870     ; 2.910      ;
; 16.227 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|curr_state.GO                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.870     ; 2.910      ;
; 16.227 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|curr_state.PLAY                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.870     ; 2.910      ;
; 16.227 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|curr_state.PLAY1                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.870     ; 2.910      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[16]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.886     ; 2.893      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[17]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.886     ; 2.893      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[18]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.886     ; 2.893      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[19]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.886     ; 2.893      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[20]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.886     ; 2.893      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[22]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.886     ; 2.893      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[23]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.886     ; 2.893      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[24]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.886     ; 2.893      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[25]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.886     ; 2.893      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[26]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.886     ; 2.893      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[27]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.886     ; 2.893      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[28]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.886     ; 2.893      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[29]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.886     ; 2.893      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[31]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.886     ; 2.893      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[48]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.896     ; 2.883      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[49]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.896     ; 2.883      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[50]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.896     ; 2.883      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[51]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.896     ; 2.883      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[52]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.896     ; 2.883      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[53]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.896     ; 2.883      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[54]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.896     ; 2.883      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[55]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.896     ; 2.883      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[56]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.896     ; 2.883      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[57]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.896     ; 2.883      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[58]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.896     ; 2.883      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[59]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.896     ; 2.883      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[60]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.896     ; 2.883      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[61]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.896     ; 2.883      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[62]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.896     ; 2.883      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[63]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.896     ; 2.883      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.871     ; 2.908      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[19] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.871     ; 2.908      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.871     ; 2.908      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.871     ; 2.908      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[22] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.871     ; 2.908      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.871     ; 2.908      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[24] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.871     ; 2.908      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[25] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.871     ; 2.908      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[26] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.871     ; 2.908      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[27] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.871     ; 2.908      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.871     ; 2.908      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[29] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.871     ; 2.908      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.871     ; 2.908      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[31] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.871     ; 2.908      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[0]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.871     ; 2.908      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane1|random_num:my_rand|random[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.871     ; 2.908      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[21]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.886     ; 2.893      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|control:game_control|counter[30]                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.886     ; 2.893      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.867     ; 2.912      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[4]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.867     ; 2.912      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.867     ; 2.912      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.867     ; 2.912      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.867     ; 2.912      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.867     ; 2.912      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.867     ; 2.912      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.867     ; 2.912      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.867     ; 2.912      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.867     ; 2.912      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.867     ; 2.912      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.867     ; 2.912      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.867     ; 2.912      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.867     ; 2.912      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.867     ; 2.912      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane4|random_num:my_rand|random[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.867     ; 2.912      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.858     ; 2.921      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.859     ; 2.920      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[4]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.859     ; 2.920      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.859     ; 2.920      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.859     ; 2.920      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.859     ; 2.920      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.859     ; 2.920      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.859     ; 2.920      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.859     ; 2.920      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.859     ; 2.920      ;
; 16.228 ; Reset_h1  ; VGA_manager:my_VGA_manager|traffic:my_traffic|lane:my_lane2|random_num:my_rand|random[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.859     ; 2.920      ;
+--------+-----------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.083      ;
; 49.299 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 0.978      ;
; 49.299 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 0.978      ;
; 98.685 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.275      ;
; 98.724 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.234      ;
; 98.724 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.234      ;
; 98.724 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.234      ;
; 98.724 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.234      ;
; 98.741 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.223      ;
; 98.741 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.223      ;
; 98.741 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.223      ;
; 98.741 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.223      ;
; 98.741 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.223      ;
; 98.741 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.223      ;
; 98.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.112      ;
; 98.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.112      ;
; 98.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.112      ;
; 98.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.112      ;
; 98.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.112      ;
; 98.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.112      ;
; 98.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.112      ;
; 98.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.112      ;
; 98.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.112      ;
; 98.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.112      ;
; 98.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.112      ;
; 98.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.112      ;
; 98.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.112      ;
; 98.874 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.096      ;
; 98.874 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.096      ;
; 98.874 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.096      ;
; 98.874 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.096      ;
; 98.874 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.096      ;
; 98.874 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.096      ;
; 98.874 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.096      ;
; 98.874 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.096      ;
; 98.874 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.096      ;
; 98.874 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.096      ;
; 98.874 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.096      ;
; 98.878 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.089      ;
; 98.892 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.077      ;
; 98.892 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.077      ;
; 98.892 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.077      ;
; 98.892 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.077      ;
; 98.892 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.077      ;
; 98.892 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.077      ;
; 98.892 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.077      ;
; 98.893 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.079      ;
; 98.893 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.079      ;
; 98.893 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.079      ;
; 98.893 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.079      ;
; 98.893 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.079      ;
; 98.991 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.974      ;
; 98.991 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.974      ;
; 98.991 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.974      ;
; 98.991 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.974      ;
; 99.010 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.953      ;
; 99.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.823      ;
; 99.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.823      ;
; 99.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.823      ;
; 99.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.823      ;
; 99.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.823      ;
; 99.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.823      ;
; 99.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.823      ;
; 99.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.823      ;
; 99.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.823      ;
; 99.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.823      ;
; 99.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.823      ;
; 99.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.823      ;
; 99.222 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.742      ;
; 99.222 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.742      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.497 ; lab8_soc:my_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|waitrequest_reset_override ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.622      ;
; 0.671 ; lab8_soc:my_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[0]         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.035      ; 0.790      ;
; 0.671 ; lab8_soc:my_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:my_lab8_soc|lab8_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.035      ; 0.790      ;
; 0.722 ; lab8_soc:my_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 0.838      ;
; 0.722 ; lab8_soc:my_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 0.838      ;
; 0.722 ; lab8_soc:my_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 0.838      ;
; 0.722 ; lab8_soc:my_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|read_latency_shift_reg[0]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 0.838      ;
; 0.722 ; lab8_soc:my_lab8_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 0.838      ;
; 1.637 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[9]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 1.784      ;
; 1.637 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b_stop1                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 1.784      ;
; 1.637 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b_end                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 1.784      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|sck0                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.001      ; 1.802      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|sck1                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.001      ; 1.802      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.initialize                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.014     ; 1.787      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.start                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.016     ; 1.785      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b0                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.016     ; 1.785      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b1                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.016     ; 1.785      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b2                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.016     ; 1.785      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b3                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.016     ; 1.785      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b4                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.016     ; 1.785      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b5                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.016     ; 1.785      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b6                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.016     ; 1.785      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b7                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.016     ; 1.785      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b_ack                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.016     ; 1.785      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a0                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.016     ; 1.785      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a1                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.016     ; 1.785      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a2                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.016     ; 1.785      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a3                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.014     ; 1.787      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a4                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.014     ; 1.787      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a5                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.014     ; 1.787      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a6                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.014     ; 1.787      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a7                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.001      ; 1.802      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.a_ack                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.016     ; 1.785      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d0                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.016     ; 1.785      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d1                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.014     ; 1.787      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d2                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.014     ; 1.787      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d3                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.014     ; 1.787      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d4                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.014     ; 1.787      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d5                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.014     ; 1.787      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d6                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.014     ; 1.787      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d7                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.014     ; 1.787      ;
; 1.717 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.d_ack                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.016     ; 1.785      ;
; 1.718 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[0]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.018     ; 1.784      ;
; 1.718 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[1]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.018     ; 1.784      ;
; 1.718 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[2]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.018     ; 1.784      ;
; 1.718 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[3]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.018     ; 1.784      ;
; 1.718 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[4]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.018     ; 1.784      ;
; 1.718 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[5]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.018     ; 1.784      ;
; 1.718 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[6]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.018     ; 1.784      ;
; 1.718 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[7]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.018     ; 1.784      ;
; 1.718 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[8]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.018     ; 1.784      ;
; 1.718 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|state.b_stop0                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; -0.018     ; 1.784      ;
; 1.724 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[19]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 1.839      ;
; 1.724 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[21]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 1.839      ;
; 1.724 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[22]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 1.839      ;
; 1.724 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[20]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 1.839      ;
; 1.724 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[18]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 1.839      ;
; 1.724 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[17]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 1.839      ;
; 1.724 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[16]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 1.839      ;
; 1.724 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[15]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 1.839      ;
; 1.724 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[14]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 1.839      ;
; 1.724 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[13]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 1.839      ;
; 1.724 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[12]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 1.839      ;
; 1.724 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[11]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 1.839      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[15]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.026      ; 1.835      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[12]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.026      ; 1.835      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[14]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.026      ; 1.835      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[13]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.026      ; 1.835      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[19]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 1.836      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[3]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 1.836      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[0]                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 1.836      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[0]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 1.836      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[17]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 1.836      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[1]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 1.836      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[18]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 1.836      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[2]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 1.836      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[23]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 1.836      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[7]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 1.836      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[20]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 1.836      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[4]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 1.836      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[22]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 1.836      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[6]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 1.836      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[21]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 1.836      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|Left_Data[5]                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.027      ; 1.836      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[11]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.026      ; 1.835      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[24]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.026      ; 1.835      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[25]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.026      ; 1.835      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|audio_interface:audioif|LRDATA[10]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.026      ; 1.835      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[10]                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 1.839      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[9]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 1.839      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[8]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 1.839      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[7]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 1.839      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[6]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 1.839      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[5]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 1.839      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[4]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 1.839      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[3]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 1.839      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[2]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 1.839      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[1]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 1.839      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|flash_address[0]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.030      ; 1.839      ;
; 1.725 ; Reset_h                                                                                                                                            ; audio_monitor:my_audio_machine|state.fetch_byte_one                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.028      ; 1.837      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.542  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.669      ;
; 0.542  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.669      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.700      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.700      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.700      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.700      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.700      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.700      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.700      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.700      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.700      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.700      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.700      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.700      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.835      ;
; 0.720  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.847      ;
; 0.720  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.847      ;
; 0.720  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.847      ;
; 0.720  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.847      ;
; 0.812  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.947      ;
; 0.812  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.947      ;
; 0.812  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.947      ;
; 0.812  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.947      ;
; 0.812  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.947      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.944      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.944      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.944      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.944      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.944      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.944      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.944      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.953      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.953      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.953      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.953      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.953      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.953      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.953      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.953      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.953      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.953      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.953      ;
; 0.821  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.951      ;
; 0.834  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.968      ;
; 0.834  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.968      ;
; 0.834  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.968      ;
; 0.834  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.968      ;
; 0.834  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.968      ;
; 0.834  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.968      ;
; 0.834  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.968      ;
; 0.834  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.968      ;
; 0.834  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.968      ;
; 0.834  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.968      ;
; 0.834  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.968      ;
; 0.834  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.968      ;
; 0.834  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.968      ;
; 0.945  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.071      ;
; 0.945  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.071      ;
; 0.945  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.071      ;
; 0.945  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.071      ;
; 0.945  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.071      ;
; 0.945  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.071      ;
; 0.957  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.077      ;
; 0.957  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.077      ;
; 0.957  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.077      ;
; 0.957  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.077      ;
; 0.964  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.087      ;
; 50.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.360      ; 0.853      ;
; 50.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.360      ; 0.853      ;
; 50.505 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.357      ; 0.946      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_16                                                                                                                          ;
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_22                                                                                                                          ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_1                                                                                                                           ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_10                                                                                                                          ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_12                                                                                                                          ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_15                                                                                                                          ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_17                                                                                                                          ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_18                                                                                                                          ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_19                                                                                                                          ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_20                                                                                                                          ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_24                                                                                                                          ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_3                                                                                                                           ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_8                                                                                                                           ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_9                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_11                                                                                                                          ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_13                                                                                                                          ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_2                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_21                                                                                                                          ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_23                                                                                                                          ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_28                                                                                                                          ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_29                                                                                                                          ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_30                                                                                                                          ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_31                                                                                                                          ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_4                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_5                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_6                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_7                                                                                                                           ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe                                                                                                                                        ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_14                                                                                                                          ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_25                                                                                                                          ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_26                                                                                                                          ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|oe~_Duplicate_27                                                                                                                          ;
; 9.363 ; 9.593        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a44~porta_address_reg0                                                    ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|za_data[16]                                                                                                                               ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|za_data[22]                                                                                                                               ;
; 9.364 ; 9.594        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a23~porta_address_reg0                                                    ;
; 9.364 ; 9.594        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a24~porta_address_reg0                                                    ;
; 9.364 ; 9.594        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a39~porta_address_reg0                                                    ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[11]                                                       ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[12]                                                       ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[13]                                                       ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[14]                                                       ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[15]                                                       ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[16]                                                       ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[17]                                                       ;
; 9.364 ; 9.548        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entry_1[18]                                                       ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|za_data[10]                                                                                                                               ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|za_data[12]                                                                                                                               ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|za_data[15]                                                                                                                               ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|za_data[17]                                                                                                                               ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|za_data[18]                                                                                                                               ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|za_data[19]                                                                                                                               ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|za_data[1]                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|za_data[20]                                                                                                                               ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|za_data[24]                                                                                                                               ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|za_data[3]                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|za_data[8]                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_sdram:sdram|za_data[9]                                                                                                                                ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a0~porta_address_reg0                                                     ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a10~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a13~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a14~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a18~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a1~porta_address_reg0                                                     ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a20~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a21~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a22~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a27~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a28~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a29~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a31~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a32~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a33~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a35~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a37~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a3~porta_address_reg0                                                     ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a40~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a41~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a42~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a43~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a45~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a46~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a48~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a49~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a53~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a55~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a56~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a59~porta_address_reg0                                                    ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a7~porta_address_reg0                                                     ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; VGA_manager:my_VGA_manager|onchip:my_onchip|altsyncram:mem_rtl_0|altsyncram_pk61:auto_generated|ram_block1a8~porta_address_reg0                                                     ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39] ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40] ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41] ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42] ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43] ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44] ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45] ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46] ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49] ;
+-------+--------------+----------------+-----------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.474 ; 49.690       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                 ;
; 49.474 ; 49.690       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                                                     ;
; 49.474 ; 49.690       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                          ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.499 ; 49.683       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.499 ; 49.683       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.499 ; 49.683       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.505 ; 49.689       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ;
; 49.505 ; 49.689       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                    ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                                   ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                            ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                               ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab8_soc:my_lab8_soc|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                      ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                               ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                               ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                               ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                               ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                               ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                               ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                               ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                               ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                               ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                               ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                           ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+---------------+-------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+-------------+-------+-------+------------+-----------------+
; AUD_BCLK      ; main_clk_50 ; 1.648 ; 2.414 ; Rise       ; main_clk_50     ;
; AUD_DACLRCK   ; main_clk_50 ; 1.677 ; 2.461 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]    ; main_clk_50 ; 0.741 ; 1.120 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]   ; main_clk_50 ; 0.691 ; 1.070 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]   ; main_clk_50 ; 0.687 ; 1.066 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]   ; main_clk_50 ; 0.678 ; 1.057 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]   ; main_clk_50 ; 0.701 ; 1.080 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]   ; main_clk_50 ; 0.668 ; 1.047 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]   ; main_clk_50 ; 0.690 ; 1.069 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]   ; main_clk_50 ; 0.700 ; 1.079 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]   ; main_clk_50 ; 0.670 ; 1.049 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]   ; main_clk_50 ; 0.687 ; 1.066 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]   ; main_clk_50 ; 0.697 ; 1.076 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]  ; main_clk_50 ; 0.714 ; 1.093 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]  ; main_clk_50 ; 0.715 ; 1.094 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]  ; main_clk_50 ; 0.694 ; 1.073 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]  ; main_clk_50 ; 0.741 ; 1.120 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]  ; main_clk_50 ; 0.721 ; 1.100 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]  ; main_clk_50 ; 0.717 ; 1.096 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]  ; main_clk_50 ; 0.660 ; 1.039 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]  ; main_clk_50 ; 0.671 ; 1.050 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]  ; main_clk_50 ; 0.674 ; 1.053 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]  ; main_clk_50 ; 0.683 ; 1.062 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]  ; main_clk_50 ; 0.673 ; 1.052 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]  ; main_clk_50 ; 0.701 ; 1.080 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]  ; main_clk_50 ; 0.670 ; 1.049 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]  ; main_clk_50 ; 0.656 ; 1.035 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]  ; main_clk_50 ; 0.657 ; 1.036 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]  ; main_clk_50 ; 0.629 ; 1.008 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]  ; main_clk_50 ; 0.659 ; 1.038 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]  ; main_clk_50 ; 0.659 ; 1.038 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]  ; main_clk_50 ; 0.640 ; 1.019 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]  ; main_clk_50 ; 0.642 ; 1.021 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]  ; main_clk_50 ; 0.670 ; 1.049 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]  ; main_clk_50 ; 0.686 ; 1.065 ; Rise       ; main_clk_50     ;
; FL_DQ[*]      ; main_clk_50 ; 0.805 ; 1.435 ; Rise       ; main_clk_50     ;
;  FL_DQ[0]     ; main_clk_50 ; 0.766 ; 1.403 ; Rise       ; main_clk_50     ;
;  FL_DQ[1]     ; main_clk_50 ; 0.805 ; 1.435 ; Rise       ; main_clk_50     ;
;  FL_DQ[2]     ; main_clk_50 ; 0.721 ; 1.313 ; Rise       ; main_clk_50     ;
;  FL_DQ[3]     ; main_clk_50 ; 0.785 ; 1.369 ; Rise       ; main_clk_50     ;
;  FL_DQ[4]     ; main_clk_50 ; 0.601 ; 1.191 ; Rise       ; main_clk_50     ;
;  FL_DQ[5]     ; main_clk_50 ; 0.644 ; 1.230 ; Rise       ; main_clk_50     ;
;  FL_DQ[6]     ; main_clk_50 ; 0.636 ; 1.227 ; Rise       ; main_clk_50     ;
;  FL_DQ[7]     ; main_clk_50 ; 0.709 ; 1.306 ; Rise       ; main_clk_50     ;
; KEY[*]        ; main_clk_50 ; 1.579 ; 2.340 ; Rise       ; main_clk_50     ;
;  KEY[0]       ; main_clk_50 ; 1.579 ; 2.340 ; Rise       ; main_clk_50     ;
;  KEY[1]       ; main_clk_50 ; 1.094 ; 1.766 ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 1.216 ; 1.916 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 0.804 ; 1.414 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 0.927 ; 1.570 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 0.813 ; 1.432 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 0.820 ; 1.450 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 0.954 ; 1.602 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 0.951 ; 1.606 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 0.913 ; 1.551 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 1.214 ; 1.916 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 0.958 ; 1.615 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 0.970 ; 1.631 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 0.920 ; 1.546 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 0.807 ; 1.428 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 1.119 ; 1.786 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 1.027 ; 1.677 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 1.216 ; 1.913 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 1.040 ; 1.717 ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]    ; main_clk_50 ; 2.467 ; 3.245 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]   ; main_clk_50 ; 2.394 ; 3.156 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]   ; main_clk_50 ; 2.395 ; 3.157 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]   ; main_clk_50 ; 2.393 ; 3.142 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]   ; main_clk_50 ; 2.399 ; 3.164 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]   ; main_clk_50 ; 2.453 ; 3.222 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]   ; main_clk_50 ; 2.357 ; 3.115 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]   ; main_clk_50 ; 2.373 ; 3.140 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]   ; main_clk_50 ; 2.180 ; 2.904 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]   ; main_clk_50 ; 2.346 ; 3.075 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]   ; main_clk_50 ; 2.158 ; 2.861 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]  ; main_clk_50 ; 2.376 ; 3.116 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]  ; main_clk_50 ; 2.163 ; 2.857 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]  ; main_clk_50 ; 2.363 ; 3.101 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]  ; main_clk_50 ; 2.372 ; 3.128 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]  ; main_clk_50 ; 2.467 ; 3.245 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]  ; main_clk_50 ; 2.460 ; 3.237 ; Rise       ; main_clk_50     ;
+---------------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+---------------+-------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+-------------+--------+--------+------------+-----------------+
; AUD_BCLK      ; main_clk_50 ; -1.385 ; -2.130 ; Rise       ; main_clk_50     ;
; AUD_DACLRCK   ; main_clk_50 ; -1.412 ; -2.174 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]    ; main_clk_50 ; -0.308 ; -0.687 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]   ; main_clk_50 ; -0.372 ; -0.751 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]   ; main_clk_50 ; -0.367 ; -0.746 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]   ; main_clk_50 ; -0.357 ; -0.736 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]   ; main_clk_50 ; -0.381 ; -0.760 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]   ; main_clk_50 ; -0.347 ; -0.726 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]   ; main_clk_50 ; -0.370 ; -0.749 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]   ; main_clk_50 ; -0.380 ; -0.759 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]   ; main_clk_50 ; -0.349 ; -0.728 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]   ; main_clk_50 ; -0.367 ; -0.746 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]   ; main_clk_50 ; -0.377 ; -0.756 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]  ; main_clk_50 ; -0.394 ; -0.773 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]  ; main_clk_50 ; -0.396 ; -0.775 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]  ; main_clk_50 ; -0.374 ; -0.753 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]  ; main_clk_50 ; -0.422 ; -0.801 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]  ; main_clk_50 ; -0.402 ; -0.781 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]  ; main_clk_50 ; -0.397 ; -0.776 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]  ; main_clk_50 ; -0.340 ; -0.719 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]  ; main_clk_50 ; -0.351 ; -0.730 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]  ; main_clk_50 ; -0.354 ; -0.733 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]  ; main_clk_50 ; -0.363 ; -0.742 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]  ; main_clk_50 ; -0.353 ; -0.732 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]  ; main_clk_50 ; -0.382 ; -0.761 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]  ; main_clk_50 ; -0.350 ; -0.729 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]  ; main_clk_50 ; -0.336 ; -0.715 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]  ; main_clk_50 ; -0.337 ; -0.716 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]  ; main_clk_50 ; -0.308 ; -0.687 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]  ; main_clk_50 ; -0.338 ; -0.717 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]  ; main_clk_50 ; -0.338 ; -0.717 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]  ; main_clk_50 ; -0.319 ; -0.698 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]  ; main_clk_50 ; -0.321 ; -0.700 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]  ; main_clk_50 ; -0.349 ; -0.728 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]  ; main_clk_50 ; -0.365 ; -0.744 ; Rise       ; main_clk_50     ;
; FL_DQ[*]      ; main_clk_50 ; -0.233 ; -0.786 ; Rise       ; main_clk_50     ;
;  FL_DQ[0]     ; main_clk_50 ; -0.515 ; -1.131 ; Rise       ; main_clk_50     ;
;  FL_DQ[1]     ; main_clk_50 ; -0.510 ; -1.130 ; Rise       ; main_clk_50     ;
;  FL_DQ[2]     ; main_clk_50 ; -0.374 ; -0.938 ; Rise       ; main_clk_50     ;
;  FL_DQ[3]     ; main_clk_50 ; -0.376 ; -0.945 ; Rise       ; main_clk_50     ;
;  FL_DQ[4]     ; main_clk_50 ; -0.233 ; -0.786 ; Rise       ; main_clk_50     ;
;  FL_DQ[5]     ; main_clk_50 ; -0.258 ; -0.807 ; Rise       ; main_clk_50     ;
;  FL_DQ[6]     ; main_clk_50 ; -0.253 ; -0.812 ; Rise       ; main_clk_50     ;
;  FL_DQ[7]     ; main_clk_50 ; -0.408 ; -0.964 ; Rise       ; main_clk_50     ;
; KEY[*]        ; main_clk_50 ; -0.846 ; -1.514 ; Rise       ; main_clk_50     ;
;  KEY[0]       ; main_clk_50 ; -1.308 ; -2.062 ; Rise       ; main_clk_50     ;
;  KEY[1]       ; main_clk_50 ; -0.846 ; -1.514 ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; -0.573 ; -1.169 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; -0.573 ; -1.169 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; -0.691 ; -1.318 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; -0.583 ; -1.187 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; -0.588 ; -1.203 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; -0.716 ; -1.349 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; -0.714 ; -1.353 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; -0.677 ; -1.300 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; -0.967 ; -1.651 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; -0.721 ; -1.362 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; -0.733 ; -1.378 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; -0.685 ; -1.296 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; -0.578 ; -1.184 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; -0.876 ; -1.526 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; -0.790 ; -1.424 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; -0.969 ; -1.649 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; -0.801 ; -1.460 ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]    ; main_clk_50 ; -1.747 ; -2.436 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]   ; main_clk_50 ; -1.977 ; -2.723 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]   ; main_clk_50 ; -1.977 ; -2.723 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]   ; main_clk_50 ; -1.975 ; -2.709 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]   ; main_clk_50 ; -1.981 ; -2.730 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]   ; main_clk_50 ; -2.033 ; -2.786 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]   ; main_clk_50 ; -1.940 ; -2.683 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]   ; main_clk_50 ; -1.956 ; -2.707 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]   ; main_clk_50 ; -1.770 ; -2.481 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]   ; main_clk_50 ; -1.928 ; -2.644 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]   ; main_clk_50 ; -1.747 ; -2.439 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]  ; main_clk_50 ; -1.958 ; -2.686 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]  ; main_clk_50 ; -1.752 ; -2.436 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]  ; main_clk_50 ; -1.944 ; -2.669 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]  ; main_clk_50 ; -1.954 ; -2.695 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]  ; main_clk_50 ; -2.047 ; -2.808 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]  ; main_clk_50 ; -2.040 ; -2.801 ; Rise       ; main_clk_50     ;
+---------------+-------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+----------------+-------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+-------------+--------+--------+------------+-----------------+
; AUD_DACDAT     ; main_clk_50 ; 8.662  ; 9.089  ; Rise       ; main_clk_50     ;
; AUD_XCK        ; main_clk_50 ; 4.438  ; 4.616  ; Rise       ; main_clk_50     ;
; DRAM_ADDR[*]   ; main_clk_50 ; 1.821  ; 1.840  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 1.794  ; 1.813  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 1.737  ; 1.756  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 1.675  ; 1.674  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 1.821  ; 1.840  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 1.747  ; 1.766  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 1.761  ; 1.780  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 1.712  ; 1.711  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 1.738  ; 1.737  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 1.766  ; 1.785  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 1.761  ; 1.780  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 1.748  ; 1.747  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 1.786  ; 1.805  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 1.771  ; 1.790  ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 1.793  ; 1.812  ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 1.685  ; 1.684  ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 1.793  ; 1.812  ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 1.754  ; 1.773  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.419  ; 0.850  ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 1.813  ; 1.832  ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 1.849  ; 1.868  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 1.771  ; 1.790  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 1.816  ; 1.835  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 1.826  ; 1.845  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 1.822  ; 1.841  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 1.816  ; 1.835  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 1.833  ; 1.852  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 1.843  ; 1.862  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 1.834  ; 1.853  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 1.796  ; 1.815  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 1.806  ; 1.825  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 1.849  ; 1.868  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 1.767  ; 1.786  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 1.829  ; 1.848  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 1.841  ; 1.860  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 1.747  ; 1.746  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 1.826  ; 1.845  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 1.783  ; 1.802  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 1.772  ; 1.791  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 1.809  ; 1.828  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 1.800  ; 1.819  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 1.790  ; 1.809  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 1.761  ; 1.780  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 1.793  ; 1.812  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 1.767  ; 1.786  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 1.766  ; 1.785  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 1.795  ; 1.814  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 1.825  ; 1.844  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 1.825  ; 1.844  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 1.804  ; 1.823  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 1.802  ; 1.821  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 1.834  ; 1.853  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 1.838  ; 1.857  ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 1.828  ; 1.847  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 1.828  ; 1.847  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 1.764  ; 1.783  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 1.792  ; 1.811  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 1.727  ; 1.726  ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 1.772  ; 1.791  ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 1.749  ; 1.768  ; Rise       ; main_clk_50     ;
; FL_ADDR[*]     ; main_clk_50 ; 5.470  ; 5.674  ; Rise       ; main_clk_50     ;
;  FL_ADDR[0]    ; main_clk_50 ; 4.104  ; 4.210  ; Rise       ; main_clk_50     ;
;  FL_ADDR[1]    ; main_clk_50 ; 4.006  ; 4.103  ; Rise       ; main_clk_50     ;
;  FL_ADDR[2]    ; main_clk_50 ; 3.984  ; 4.063  ; Rise       ; main_clk_50     ;
;  FL_ADDR[3]    ; main_clk_50 ; 4.217  ; 4.345  ; Rise       ; main_clk_50     ;
;  FL_ADDR[4]    ; main_clk_50 ; 3.975  ; 4.046  ; Rise       ; main_clk_50     ;
;  FL_ADDR[5]    ; main_clk_50 ; 4.002  ; 4.084  ; Rise       ; main_clk_50     ;
;  FL_ADDR[6]    ; main_clk_50 ; 3.987  ; 4.068  ; Rise       ; main_clk_50     ;
;  FL_ADDR[7]    ; main_clk_50 ; 4.746  ; 4.856  ; Rise       ; main_clk_50     ;
;  FL_ADDR[8]    ; main_clk_50 ; 3.733  ; 3.784  ; Rise       ; main_clk_50     ;
;  FL_ADDR[9]    ; main_clk_50 ; 3.730  ; 3.785  ; Rise       ; main_clk_50     ;
;  FL_ADDR[10]   ; main_clk_50 ; 4.102  ; 4.220  ; Rise       ; main_clk_50     ;
;  FL_ADDR[11]   ; main_clk_50 ; 4.228  ; 4.329  ; Rise       ; main_clk_50     ;
;  FL_ADDR[12]   ; main_clk_50 ; 4.163  ; 4.281  ; Rise       ; main_clk_50     ;
;  FL_ADDR[13]   ; main_clk_50 ; 4.291  ; 4.421  ; Rise       ; main_clk_50     ;
;  FL_ADDR[14]   ; main_clk_50 ; 4.053  ; 4.164  ; Rise       ; main_clk_50     ;
;  FL_ADDR[15]   ; main_clk_50 ; 5.470  ; 5.674  ; Rise       ; main_clk_50     ;
;  FL_ADDR[16]   ; main_clk_50 ; 3.940  ; 4.032  ; Rise       ; main_clk_50     ;
;  FL_ADDR[17]   ; main_clk_50 ; 3.999  ; 4.098  ; Rise       ; main_clk_50     ;
;  FL_ADDR[18]   ; main_clk_50 ; 3.717  ; 3.767  ; Rise       ; main_clk_50     ;
;  FL_ADDR[19]   ; main_clk_50 ; 3.831  ; 3.891  ; Rise       ; main_clk_50     ;
;  FL_ADDR[20]   ; main_clk_50 ; 4.008  ; 4.098  ; Rise       ; main_clk_50     ;
;  FL_ADDR[21]   ; main_clk_50 ; 4.405  ; 4.554  ; Rise       ; main_clk_50     ;
;  FL_ADDR[22]   ; main_clk_50 ; 3.973  ; 4.049  ; Rise       ; main_clk_50     ;
; HEX0[*]        ; main_clk_50 ; 8.622  ; 9.096  ; Rise       ; main_clk_50     ;
;  HEX0[0]       ; main_clk_50 ; 7.398  ; 7.770  ; Rise       ; main_clk_50     ;
;  HEX0[1]       ; main_clk_50 ; 8.551  ; 8.876  ; Rise       ; main_clk_50     ;
;  HEX0[2]       ; main_clk_50 ; 8.622  ; 9.096  ; Rise       ; main_clk_50     ;
;  HEX0[3]       ; main_clk_50 ; 7.283  ; 7.626  ; Rise       ; main_clk_50     ;
;  HEX0[4]       ; main_clk_50 ; 7.352  ; 7.718  ; Rise       ; main_clk_50     ;
;  HEX0[5]       ; main_clk_50 ; 8.455  ; 8.941  ; Rise       ; main_clk_50     ;
;  HEX0[6]       ; main_clk_50 ; 7.898  ; 7.668  ; Rise       ; main_clk_50     ;
; HEX1[*]        ; main_clk_50 ; 9.782  ; 9.700  ; Rise       ; main_clk_50     ;
;  HEX1[0]       ; main_clk_50 ; 8.020  ; 8.127  ; Rise       ; main_clk_50     ;
;  HEX1[1]       ; main_clk_50 ; 7.860  ; 8.323  ; Rise       ; main_clk_50     ;
;  HEX1[2]       ; main_clk_50 ; 8.747  ; 8.635  ; Rise       ; main_clk_50     ;
;  HEX1[3]       ; main_clk_50 ; 8.330  ; 8.188  ; Rise       ; main_clk_50     ;
;  HEX1[4]       ; main_clk_50 ; 7.923  ; 8.396  ; Rise       ; main_clk_50     ;
;  HEX1[5]       ; main_clk_50 ; 9.782  ; 9.700  ; Rise       ; main_clk_50     ;
;  HEX1[6]       ; main_clk_50 ; 9.241  ; 9.059  ; Rise       ; main_clk_50     ;
; HEX2[*]        ; main_clk_50 ; 9.147  ; 9.469  ; Rise       ; main_clk_50     ;
;  HEX2[0]       ; main_clk_50 ; 8.321  ; 8.564  ; Rise       ; main_clk_50     ;
;  HEX2[1]       ; main_clk_50 ; 9.147  ; 9.469  ; Rise       ; main_clk_50     ;
;  HEX2[2]       ; main_clk_50 ; 9.068  ; 9.403  ; Rise       ; main_clk_50     ;
;  HEX2[3]       ; main_clk_50 ; 8.134  ; 8.382  ; Rise       ; main_clk_50     ;
;  HEX2[4]       ; main_clk_50 ; 8.563  ; 8.893  ; Rise       ; main_clk_50     ;
;  HEX2[5]       ; main_clk_50 ; 8.838  ; 9.247  ; Rise       ; main_clk_50     ;
;  HEX2[6]       ; main_clk_50 ; 8.413  ; 8.161  ; Rise       ; main_clk_50     ;
; HEX3[*]        ; main_clk_50 ; 7.681  ; 8.098  ; Rise       ; main_clk_50     ;
;  HEX3[0]       ; main_clk_50 ; 7.681  ; 8.098  ; Rise       ; main_clk_50     ;
;  HEX3[3]       ; main_clk_50 ; 7.567  ; 7.958  ; Rise       ; main_clk_50     ;
;  HEX3[4]       ; main_clk_50 ; 7.614  ; 8.004  ; Rise       ; main_clk_50     ;
;  HEX3[5]       ; main_clk_50 ; 7.614  ; 8.004  ; Rise       ; main_clk_50     ;
; HEX4[*]        ; main_clk_50 ; 6.208  ; 6.271  ; Rise       ; main_clk_50     ;
;  HEX4[0]       ; main_clk_50 ; 5.208  ; 5.394  ; Rise       ; main_clk_50     ;
;  HEX4[1]       ; main_clk_50 ; 5.966  ; 6.271  ; Rise       ; main_clk_50     ;
;  HEX4[2]       ; main_clk_50 ; 5.154  ; 5.339  ; Rise       ; main_clk_50     ;
;  HEX4[3]       ; main_clk_50 ; 5.819  ; 6.054  ; Rise       ; main_clk_50     ;
;  HEX4[4]       ; main_clk_50 ; 6.026  ; 6.261  ; Rise       ; main_clk_50     ;
;  HEX4[5]       ; main_clk_50 ; 5.221  ; 5.433  ; Rise       ; main_clk_50     ;
;  HEX4[6]       ; main_clk_50 ; 6.208  ; 5.968  ; Rise       ; main_clk_50     ;
; HEX5[*]        ; main_clk_50 ; 7.088  ; 7.329  ; Rise       ; main_clk_50     ;
;  HEX5[0]       ; main_clk_50 ; 5.783  ; 6.043  ; Rise       ; main_clk_50     ;
;  HEX5[1]       ; main_clk_50 ; 6.584  ; 6.868  ; Rise       ; main_clk_50     ;
;  HEX5[2]       ; main_clk_50 ; 7.088  ; 7.329  ; Rise       ; main_clk_50     ;
;  HEX5[3]       ; main_clk_50 ; 5.366  ; 5.529  ; Rise       ; main_clk_50     ;
;  HEX5[4]       ; main_clk_50 ; 5.832  ; 6.201  ; Rise       ; main_clk_50     ;
;  HEX5[5]       ; main_clk_50 ; 6.270  ; 6.631  ; Rise       ; main_clk_50     ;
;  HEX5[6]       ; main_clk_50 ; 6.134  ; 5.908  ; Rise       ; main_clk_50     ;
; HEX6[*]        ; main_clk_50 ; 6.299  ; 6.526  ; Rise       ; main_clk_50     ;
;  HEX6[0]       ; main_clk_50 ; 5.862  ; 6.123  ; Rise       ; main_clk_50     ;
;  HEX6[1]       ; main_clk_50 ; 5.367  ; 5.534  ; Rise       ; main_clk_50     ;
;  HEX6[2]       ; main_clk_50 ; 5.753  ; 5.966  ; Rise       ; main_clk_50     ;
;  HEX6[3]       ; main_clk_50 ; 5.755  ; 5.987  ; Rise       ; main_clk_50     ;
;  HEX6[4]       ; main_clk_50 ; 5.211  ; 5.363  ; Rise       ; main_clk_50     ;
;  HEX6[5]       ; main_clk_50 ; 6.299  ; 6.526  ; Rise       ; main_clk_50     ;
;  HEX6[6]       ; main_clk_50 ; 5.468  ; 5.255  ; Rise       ; main_clk_50     ;
; HEX7[*]        ; main_clk_50 ; 5.525  ; 5.582  ; Rise       ; main_clk_50     ;
;  HEX7[0]       ; main_clk_50 ; 5.314  ; 5.443  ; Rise       ; main_clk_50     ;
;  HEX7[1]       ; main_clk_50 ; 5.036  ; 5.157  ; Rise       ; main_clk_50     ;
;  HEX7[2]       ; main_clk_50 ; 5.233  ; 5.348  ; Rise       ; main_clk_50     ;
;  HEX7[3]       ; main_clk_50 ; 5.152  ; 5.314  ; Rise       ; main_clk_50     ;
;  HEX7[4]       ; main_clk_50 ; 5.172  ; 5.443  ; Rise       ; main_clk_50     ;
;  HEX7[5]       ; main_clk_50 ; 5.343  ; 5.582  ; Rise       ; main_clk_50     ;
;  HEX7[6]       ; main_clk_50 ; 5.525  ; 5.296  ; Rise       ; main_clk_50     ;
; I2C_SCLK       ; main_clk_50 ; 4.711  ; 4.887  ; Rise       ; main_clk_50     ;
; I2C_SDAT       ; main_clk_50 ; 6.565  ; 6.985  ; Rise       ; main_clk_50     ;
; OTG_ADDR[*]    ; main_clk_50 ; 6.793  ; 7.223  ; Rise       ; main_clk_50     ;
;  OTG_ADDR[0]   ; main_clk_50 ; 6.793  ; 7.223  ; Rise       ; main_clk_50     ;
;  OTG_ADDR[1]   ; main_clk_50 ; 5.083  ; 5.320  ; Rise       ; main_clk_50     ;
; OTG_CS_N       ; main_clk_50 ; 5.758  ; 6.108  ; Rise       ; main_clk_50     ;
; OTG_DATA[*]    ; main_clk_50 ; 5.077  ; 5.336  ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]   ; main_clk_50 ; 4.542  ; 4.738  ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]   ; main_clk_50 ; 4.643  ; 4.863  ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]   ; main_clk_50 ; 4.076  ; 4.203  ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]   ; main_clk_50 ; 4.733  ; 4.962  ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]   ; main_clk_50 ; 4.358  ; 4.558  ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]   ; main_clk_50 ; 4.862  ; 5.100  ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]   ; main_clk_50 ; 4.571  ; 4.765  ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]   ; main_clk_50 ; 5.077  ; 5.336  ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]   ; main_clk_50 ; 4.499  ; 4.698  ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]   ; main_clk_50 ; 4.519  ; 4.713  ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]  ; main_clk_50 ; 4.188  ; 4.344  ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]  ; main_clk_50 ; 4.067  ; 4.213  ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]  ; main_clk_50 ; 4.550  ; 4.740  ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]  ; main_clk_50 ; 4.504  ; 4.708  ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]  ; main_clk_50 ; 4.711  ; 4.930  ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]  ; main_clk_50 ; 4.334  ; 4.513  ; Rise       ; main_clk_50     ;
; OTG_RD_N       ; main_clk_50 ; 5.133  ; 5.372  ; Rise       ; main_clk_50     ;
; OTG_RST_N      ; main_clk_50 ; 5.203  ; 5.461  ; Rise       ; main_clk_50     ;
; OTG_WR_N       ; main_clk_50 ; 5.185  ; 5.462  ; Rise       ; main_clk_50     ;
; SRAM_ADDR[*]   ; main_clk_50 ; 14.868 ; 15.195 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[0]  ; main_clk_50 ; 12.209 ; 12.610 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[1]  ; main_clk_50 ; 11.783 ; 12.169 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[2]  ; main_clk_50 ; 12.356 ; 12.751 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[3]  ; main_clk_50 ; 11.746 ; 12.120 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[4]  ; main_clk_50 ; 11.490 ; 11.765 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[5]  ; main_clk_50 ; 12.679 ; 12.939 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[6]  ; main_clk_50 ; 12.147 ; 12.568 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[7]  ; main_clk_50 ; 13.518 ; 13.883 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[8]  ; main_clk_50 ; 13.823 ; 14.207 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[9]  ; main_clk_50 ; 14.283 ; 14.616 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[10] ; main_clk_50 ; 14.004 ; 14.383 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[11] ; main_clk_50 ; 13.145 ; 13.393 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[12] ; main_clk_50 ; 14.109 ; 14.380 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[13] ; main_clk_50 ; 13.425 ; 13.616 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[14] ; main_clk_50 ; 13.348 ; 13.548 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[15] ; main_clk_50 ; 14.868 ; 15.195 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[16] ; main_clk_50 ; 13.132 ; 13.263 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[17] ; main_clk_50 ; 14.336 ; 14.640 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[18] ; main_clk_50 ; 14.184 ; 14.443 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[19] ; main_clk_50 ; 14.336 ; 14.554 ; Rise       ; main_clk_50     ;
; VGA_B[*]       ; main_clk_50 ; 10.863 ; 11.098 ; Rise       ; main_clk_50     ;
;  VGA_B[3]      ; main_clk_50 ; 10.420 ; 10.592 ; Rise       ; main_clk_50     ;
;  VGA_B[4]      ; main_clk_50 ; 10.160 ; 10.264 ; Rise       ; main_clk_50     ;
;  VGA_B[5]      ; main_clk_50 ; 10.817 ; 10.996 ; Rise       ; main_clk_50     ;
;  VGA_B[6]      ; main_clk_50 ; 10.863 ; 11.098 ; Rise       ; main_clk_50     ;
;  VGA_B[7]      ; main_clk_50 ; 10.531 ; 10.650 ; Rise       ; main_clk_50     ;
; VGA_BLANK_N    ; main_clk_50 ; 4.079  ; 4.383  ; Rise       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 2.028  ; 2.473  ; Rise       ; main_clk_50     ;
; VGA_G[*]       ; main_clk_50 ; 11.803 ; 12.110 ; Rise       ; main_clk_50     ;
;  VGA_G[2]      ; main_clk_50 ; 11.564 ; 11.879 ; Rise       ; main_clk_50     ;
;  VGA_G[3]      ; main_clk_50 ; 10.268 ; 10.437 ; Rise       ; main_clk_50     ;
;  VGA_G[4]      ; main_clk_50 ; 11.493 ; 11.767 ; Rise       ; main_clk_50     ;
;  VGA_G[5]      ; main_clk_50 ; 11.803 ; 12.110 ; Rise       ; main_clk_50     ;
;  VGA_G[6]      ; main_clk_50 ; 10.381 ; 10.544 ; Rise       ; main_clk_50     ;
;  VGA_G[7]      ; main_clk_50 ; 11.736 ; 12.011 ; Rise       ; main_clk_50     ;
; VGA_HS         ; main_clk_50 ; 4.041  ; 4.316  ; Rise       ; main_clk_50     ;
; VGA_R[*]       ; main_clk_50 ; 11.445 ; 11.720 ; Rise       ; main_clk_50     ;
;  VGA_R[3]      ; main_clk_50 ; 10.948 ; 11.182 ; Rise       ; main_clk_50     ;
;  VGA_R[4]      ; main_clk_50 ; 11.158 ; 11.391 ; Rise       ; main_clk_50     ;
;  VGA_R[5]      ; main_clk_50 ; 10.466 ; 10.642 ; Rise       ; main_clk_50     ;
;  VGA_R[6]      ; main_clk_50 ; 11.445 ; 11.720 ; Rise       ; main_clk_50     ;
;  VGA_R[7]      ; main_clk_50 ; 11.410 ; 11.636 ; Rise       ; main_clk_50     ;
; VGA_VS         ; main_clk_50 ; 4.062  ; 4.282  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.419  ; 0.850  ; Fall       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 2.028  ; 2.473  ; Fall       ; main_clk_50     ;
+----------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+----------------+-------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+-------------+-------+-------+------------+-----------------+
; AUD_DACDAT     ; main_clk_50 ; 6.771 ; 7.220 ; Rise       ; main_clk_50     ;
; AUD_XCK        ; main_clk_50 ; 4.293 ; 4.465 ; Rise       ; main_clk_50     ;
; DRAM_ADDR[*]   ; main_clk_50 ; 1.422 ; 1.422 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 1.538 ; 1.558 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 1.483 ; 1.503 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 1.422 ; 1.422 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 1.566 ; 1.586 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 1.493 ; 1.513 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 1.507 ; 1.527 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 1.458 ; 1.458 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 1.483 ; 1.483 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 1.512 ; 1.532 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 1.507 ; 1.527 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 1.492 ; 1.492 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 1.531 ; 1.551 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 1.517 ; 1.537 ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 1.432 ; 1.432 ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 1.432 ; 1.432 ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 1.537 ; 1.557 ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 1.500 ; 1.520 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.180 ; 0.609 ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 1.557 ; 1.577 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 1.493 ; 1.493 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 1.517 ; 1.537 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 1.561 ; 1.581 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 1.570 ; 1.590 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 1.567 ; 1.587 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 1.560 ; 1.580 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 1.578 ; 1.598 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 1.588 ; 1.608 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 1.578 ; 1.598 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 1.541 ; 1.561 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 1.551 ; 1.571 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 1.594 ; 1.614 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 1.513 ; 1.533 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 1.574 ; 1.594 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 1.587 ; 1.607 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 1.493 ; 1.493 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 1.571 ; 1.591 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 1.528 ; 1.548 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 1.517 ; 1.537 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 1.554 ; 1.574 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 1.545 ; 1.565 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 1.535 ; 1.555 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 1.507 ; 1.527 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 1.538 ; 1.558 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 1.512 ; 1.532 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 1.511 ; 1.531 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 1.539 ; 1.559 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 1.569 ; 1.589 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 1.569 ; 1.589 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 1.548 ; 1.568 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 1.546 ; 1.566 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 1.578 ; 1.598 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 1.582 ; 1.602 ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 1.472 ; 1.472 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 1.572 ; 1.592 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 1.510 ; 1.530 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 1.537 ; 1.557 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 1.472 ; 1.472 ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 1.517 ; 1.537 ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 1.496 ; 1.516 ; Rise       ; main_clk_50     ;
; FL_ADDR[*]     ; main_clk_50 ; 3.594 ; 3.642 ; Rise       ; main_clk_50     ;
;  FL_ADDR[0]    ; main_clk_50 ; 3.968 ; 4.069 ; Rise       ; main_clk_50     ;
;  FL_ADDR[1]    ; main_clk_50 ; 3.874 ; 3.967 ; Rise       ; main_clk_50     ;
;  FL_ADDR[2]    ; main_clk_50 ; 3.851 ; 3.926 ; Rise       ; main_clk_50     ;
;  FL_ADDR[3]    ; main_clk_50 ; 4.074 ; 4.197 ; Rise       ; main_clk_50     ;
;  FL_ADDR[4]    ; main_clk_50 ; 3.841 ; 3.910 ; Rise       ; main_clk_50     ;
;  FL_ADDR[5]    ; main_clk_50 ; 3.868 ; 3.947 ; Rise       ; main_clk_50     ;
;  FL_ADDR[6]    ; main_clk_50 ; 3.853 ; 3.931 ; Rise       ; main_clk_50     ;
;  FL_ADDR[7]    ; main_clk_50 ; 4.619 ; 4.727 ; Rise       ; main_clk_50     ;
;  FL_ADDR[8]    ; main_clk_50 ; 3.610 ; 3.658 ; Rise       ; main_clk_50     ;
;  FL_ADDR[9]    ; main_clk_50 ; 3.607 ; 3.660 ; Rise       ; main_clk_50     ;
;  FL_ADDR[10]   ; main_clk_50 ; 3.965 ; 4.078 ; Rise       ; main_clk_50     ;
;  FL_ADDR[11]   ; main_clk_50 ; 4.086 ; 4.183 ; Rise       ; main_clk_50     ;
;  FL_ADDR[12]   ; main_clk_50 ; 4.023 ; 4.136 ; Rise       ; main_clk_50     ;
;  FL_ADDR[13]   ; main_clk_50 ; 4.146 ; 4.271 ; Rise       ; main_clk_50     ;
;  FL_ADDR[14]   ; main_clk_50 ; 3.917 ; 4.024 ; Rise       ; main_clk_50     ;
;  FL_ADDR[15]   ; main_clk_50 ; 5.314 ; 5.513 ; Rise       ; main_clk_50     ;
;  FL_ADDR[16]   ; main_clk_50 ; 3.809 ; 3.898 ; Rise       ; main_clk_50     ;
;  FL_ADDR[17]   ; main_clk_50 ; 3.867 ; 3.962 ; Rise       ; main_clk_50     ;
;  FL_ADDR[18]   ; main_clk_50 ; 3.594 ; 3.642 ; Rise       ; main_clk_50     ;
;  FL_ADDR[19]   ; main_clk_50 ; 3.704 ; 3.762 ; Rise       ; main_clk_50     ;
;  FL_ADDR[20]   ; main_clk_50 ; 3.874 ; 3.961 ; Rise       ; main_clk_50     ;
;  FL_ADDR[21]   ; main_clk_50 ; 4.255 ; 4.399 ; Rise       ; main_clk_50     ;
;  FL_ADDR[22]   ; main_clk_50 ; 3.841 ; 3.915 ; Rise       ; main_clk_50     ;
; HEX0[*]        ; main_clk_50 ; 5.560 ; 5.876 ; Rise       ; main_clk_50     ;
;  HEX0[0]       ; main_clk_50 ; 5.768 ; 6.077 ; Rise       ; main_clk_50     ;
;  HEX0[1]       ; main_clk_50 ; 6.843 ; 6.911 ; Rise       ; main_clk_50     ;
;  HEX0[2]       ; main_clk_50 ; 6.871 ; 7.055 ; Rise       ; main_clk_50     ;
;  HEX0[3]       ; main_clk_50 ; 5.560 ; 5.876 ; Rise       ; main_clk_50     ;
;  HEX0[4]       ; main_clk_50 ; 5.698 ; 5.953 ; Rise       ; main_clk_50     ;
;  HEX0[5]       ; main_clk_50 ; 6.803 ; 7.019 ; Rise       ; main_clk_50     ;
;  HEX0[6]       ; main_clk_50 ; 6.160 ; 5.981 ; Rise       ; main_clk_50     ;
; HEX1[*]        ; main_clk_50 ; 6.010 ; 6.094 ; Rise       ; main_clk_50     ;
;  HEX1[0]       ; main_clk_50 ; 6.010 ; 6.094 ; Rise       ; main_clk_50     ;
;  HEX1[1]       ; main_clk_50 ; 6.173 ; 6.300 ; Rise       ; main_clk_50     ;
;  HEX1[2]       ; main_clk_50 ; 6.705 ; 6.913 ; Rise       ; main_clk_50     ;
;  HEX1[3]       ; main_clk_50 ; 6.292 ; 6.162 ; Rise       ; main_clk_50     ;
;  HEX1[4]       ; main_clk_50 ; 6.224 ; 6.357 ; Rise       ; main_clk_50     ;
;  HEX1[5]       ; main_clk_50 ; 7.730 ; 7.976 ; Rise       ; main_clk_50     ;
;  HEX1[6]       ; main_clk_50 ; 7.203 ; 7.034 ; Rise       ; main_clk_50     ;
; HEX2[*]        ; main_clk_50 ; 5.285 ; 5.313 ; Rise       ; main_clk_50     ;
;  HEX2[0]       ; main_clk_50 ; 5.464 ; 5.680 ; Rise       ; main_clk_50     ;
;  HEX2[1]       ; main_clk_50 ; 6.258 ; 6.550 ; Rise       ; main_clk_50     ;
;  HEX2[2]       ; main_clk_50 ; 6.215 ; 6.529 ; Rise       ; main_clk_50     ;
;  HEX2[3]       ; main_clk_50 ; 5.285 ; 5.506 ; Rise       ; main_clk_50     ;
;  HEX2[4]       ; main_clk_50 ; 5.715 ; 6.036 ; Rise       ; main_clk_50     ;
;  HEX2[5]       ; main_clk_50 ; 6.007 ; 6.375 ; Rise       ; main_clk_50     ;
;  HEX2[6]       ; main_clk_50 ; 5.537 ; 5.313 ; Rise       ; main_clk_50     ;
; HEX3[*]        ; main_clk_50 ; 5.255 ; 5.475 ; Rise       ; main_clk_50     ;
;  HEX3[0]       ; main_clk_50 ; 5.369 ; 5.616 ; Rise       ; main_clk_50     ;
;  HEX3[3]       ; main_clk_50 ; 5.255 ; 5.475 ; Rise       ; main_clk_50     ;
;  HEX3[4]       ; main_clk_50 ; 5.302 ; 5.522 ; Rise       ; main_clk_50     ;
;  HEX3[5]       ; main_clk_50 ; 5.302 ; 5.522 ; Rise       ; main_clk_50     ;
; HEX4[*]        ; main_clk_50 ; 4.630 ; 4.827 ; Rise       ; main_clk_50     ;
;  HEX4[0]       ; main_clk_50 ; 4.630 ; 4.827 ; Rise       ; main_clk_50     ;
;  HEX4[1]       ; main_clk_50 ; 5.546 ; 5.821 ; Rise       ; main_clk_50     ;
;  HEX4[2]       ; main_clk_50 ; 4.827 ; 4.936 ; Rise       ; main_clk_50     ;
;  HEX4[3]       ; main_clk_50 ; 5.388 ; 5.637 ; Rise       ; main_clk_50     ;
;  HEX4[4]       ; main_clk_50 ; 5.587 ; 5.882 ; Rise       ; main_clk_50     ;
;  HEX4[5]       ; main_clk_50 ; 4.836 ; 5.103 ; Rise       ; main_clk_50     ;
;  HEX4[6]       ; main_clk_50 ; 5.769 ; 5.521 ; Rise       ; main_clk_50     ;
; HEX5[*]        ; main_clk_50 ; 4.529 ; 4.672 ; Rise       ; main_clk_50     ;
;  HEX5[0]       ; main_clk_50 ; 5.297 ; 5.558 ; Rise       ; main_clk_50     ;
;  HEX5[1]       ; main_clk_50 ; 5.733 ; 6.044 ; Rise       ; main_clk_50     ;
;  HEX5[2]       ; main_clk_50 ; 6.180 ; 6.503 ; Rise       ; main_clk_50     ;
;  HEX5[3]       ; main_clk_50 ; 4.529 ; 4.672 ; Rise       ; main_clk_50     ;
;  HEX5[4]       ; main_clk_50 ; 5.066 ; 5.319 ; Rise       ; main_clk_50     ;
;  HEX5[5]       ; main_clk_50 ; 5.482 ; 5.727 ; Rise       ; main_clk_50     ;
;  HEX5[6]       ; main_clk_50 ; 5.254 ; 5.052 ; Rise       ; main_clk_50     ;
; HEX6[*]        ; main_clk_50 ; 4.851 ; 4.848 ; Rise       ; main_clk_50     ;
;  HEX6[0]       ; main_clk_50 ; 5.181 ; 5.449 ; Rise       ; main_clk_50     ;
;  HEX6[1]       ; main_clk_50 ; 4.953 ; 5.115 ; Rise       ; main_clk_50     ;
;  HEX6[2]       ; main_clk_50 ; 5.319 ; 5.573 ; Rise       ; main_clk_50     ;
;  HEX6[3]       ; main_clk_50 ; 5.322 ; 5.539 ; Rise       ; main_clk_50     ;
;  HEX6[4]       ; main_clk_50 ; 4.851 ; 4.969 ; Rise       ; main_clk_50     ;
;  HEX6[5]       ; main_clk_50 ; 5.886 ; 6.114 ; Rise       ; main_clk_50     ;
;  HEX6[6]       ; main_clk_50 ; 5.051 ; 4.848 ; Rise       ; main_clk_50     ;
; HEX7[*]        ; main_clk_50 ; 4.571 ; 4.762 ; Rise       ; main_clk_50     ;
;  HEX7[0]       ; main_clk_50 ; 4.645 ; 4.810 ; Rise       ; main_clk_50     ;
;  HEX7[1]       ; main_clk_50 ; 4.571 ; 4.762 ; Rise       ; main_clk_50     ;
;  HEX7[2]       ; main_clk_50 ; 4.761 ; 4.957 ; Rise       ; main_clk_50     ;
;  HEX7[3]       ; main_clk_50 ; 4.708 ; 4.882 ; Rise       ; main_clk_50     ;
;  HEX7[4]       ; main_clk_50 ; 4.885 ; 4.983 ; Rise       ; main_clk_50     ;
;  HEX7[5]       ; main_clk_50 ; 4.977 ; 5.122 ; Rise       ; main_clk_50     ;
;  HEX7[6]       ; main_clk_50 ; 5.083 ; 4.862 ; Rise       ; main_clk_50     ;
; I2C_SCLK       ; main_clk_50 ; 4.409 ; 4.556 ; Rise       ; main_clk_50     ;
; I2C_SDAT       ; main_clk_50 ; 4.615 ; 4.763 ; Rise       ; main_clk_50     ;
; OTG_ADDR[*]    ; main_clk_50 ; 4.908 ; 5.136 ; Rise       ; main_clk_50     ;
;  OTG_ADDR[0]   ; main_clk_50 ; 6.585 ; 7.001 ; Rise       ; main_clk_50     ;
;  OTG_ADDR[1]   ; main_clk_50 ; 4.908 ; 5.136 ; Rise       ; main_clk_50     ;
; OTG_CS_N       ; main_clk_50 ; 5.556 ; 5.892 ; Rise       ; main_clk_50     ;
; OTG_DATA[*]    ; main_clk_50 ; 3.936 ; 4.067 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]   ; main_clk_50 ; 4.391 ; 4.580 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]   ; main_clk_50 ; 4.487 ; 4.699 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]   ; main_clk_50 ; 3.944 ; 4.067 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]   ; main_clk_50 ; 4.574 ; 4.795 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]   ; main_clk_50 ; 4.213 ; 4.407 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]   ; main_clk_50 ; 4.698 ; 4.928 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]   ; main_clk_50 ; 4.419 ; 4.605 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]   ; main_clk_50 ; 4.902 ; 5.151 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]   ; main_clk_50 ; 4.350 ; 4.542 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]   ; main_clk_50 ; 4.369 ; 4.556 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]  ; main_clk_50 ; 4.052 ; 4.203 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]  ; main_clk_50 ; 3.936 ; 4.077 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]  ; main_clk_50 ; 4.399 ; 4.582 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]  ; main_clk_50 ; 4.356 ; 4.553 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]  ; main_clk_50 ; 4.554 ; 4.764 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]  ; main_clk_50 ; 4.191 ; 4.364 ; Rise       ; main_clk_50     ;
; OTG_RD_N       ; main_clk_50 ; 4.957 ; 5.186 ; Rise       ; main_clk_50     ;
; OTG_RST_N      ; main_clk_50 ; 5.023 ; 5.271 ; Rise       ; main_clk_50     ;
; OTG_WR_N       ; main_clk_50 ; 5.007 ; 5.273 ; Rise       ; main_clk_50     ;
; SRAM_ADDR[*]   ; main_clk_50 ; 4.379 ; 4.493 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[0]  ; main_clk_50 ; 5.305 ; 5.597 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[1]  ; main_clk_50 ; 5.094 ; 5.354 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[2]  ; main_clk_50 ; 4.957 ; 5.404 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[3]  ; main_clk_50 ; 4.639 ; 4.864 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[4]  ; main_clk_50 ; 4.379 ; 4.493 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[5]  ; main_clk_50 ; 5.440 ; 5.729 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[6]  ; main_clk_50 ; 4.837 ; 5.015 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[7]  ; main_clk_50 ; 5.599 ; 5.902 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[8]  ; main_clk_50 ; 5.704 ; 6.046 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[9]  ; main_clk_50 ; 6.211 ; 6.530 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[10] ; main_clk_50 ; 6.001 ; 6.363 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[11] ; main_clk_50 ; 5.076 ; 5.299 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[12] ; main_clk_50 ; 5.817 ; 6.100 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[13] ; main_clk_50 ; 4.953 ; 5.143 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[14] ; main_clk_50 ; 4.799 ; 5.013 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[15] ; main_clk_50 ; 6.292 ; 6.614 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[16] ; main_clk_50 ; 4.589 ; 4.736 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[17] ; main_clk_50 ; 5.678 ; 5.984 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[18] ; main_clk_50 ; 5.598 ; 5.868 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[19] ; main_clk_50 ; 5.674 ; 5.892 ; Rise       ; main_clk_50     ;
; VGA_B[*]       ; main_clk_50 ; 3.202 ; 3.305 ; Rise       ; main_clk_50     ;
;  VGA_B[3]      ; main_clk_50 ; 3.862 ; 4.038 ; Rise       ; main_clk_50     ;
;  VGA_B[4]      ; main_clk_50 ; 3.388 ; 3.500 ; Rise       ; main_clk_50     ;
;  VGA_B[5]      ; main_clk_50 ; 4.022 ; 4.206 ; Rise       ; main_clk_50     ;
;  VGA_B[6]      ; main_clk_50 ; 3.924 ; 4.137 ; Rise       ; main_clk_50     ;
;  VGA_B[7]      ; main_clk_50 ; 3.202 ; 3.305 ; Rise       ; main_clk_50     ;
; VGA_BLANK_N    ; main_clk_50 ; 3.686 ; 3.978 ; Rise       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 1.723 ; 2.166 ; Rise       ; main_clk_50     ;
; VGA_G[*]       ; main_clk_50 ; 3.459 ; 3.603 ; Rise       ; main_clk_50     ;
;  VGA_G[2]      ; main_clk_50 ; 4.820 ; 5.111 ; Rise       ; main_clk_50     ;
;  VGA_G[3]      ; main_clk_50 ; 3.711 ; 3.885 ; Rise       ; main_clk_50     ;
;  VGA_G[4]      ; main_clk_50 ; 4.457 ; 4.713 ; Rise       ; main_clk_50     ;
;  VGA_G[5]      ; main_clk_50 ; 4.829 ; 5.111 ; Rise       ; main_clk_50     ;
;  VGA_G[6]      ; main_clk_50 ; 3.459 ; 3.603 ; Rise       ; main_clk_50     ;
;  VGA_G[7]      ; main_clk_50 ; 4.493 ; 4.769 ; Rise       ; main_clk_50     ;
; VGA_HS         ; main_clk_50 ; 3.648 ; 3.912 ; Rise       ; main_clk_50     ;
; VGA_R[*]       ; main_clk_50 ; 3.542 ; 3.699 ; Rise       ; main_clk_50     ;
;  VGA_R[3]      ; main_clk_50 ; 4.145 ; 4.382 ; Rise       ; main_clk_50     ;
;  VGA_R[4]      ; main_clk_50 ; 4.345 ; 4.581 ; Rise       ; main_clk_50     ;
;  VGA_R[5]      ; main_clk_50 ; 3.542 ; 3.699 ; Rise       ; main_clk_50     ;
;  VGA_R[6]      ; main_clk_50 ; 4.079 ; 4.331 ; Rise       ; main_clk_50     ;
;  VGA_R[7]      ; main_clk_50 ; 4.044 ; 4.249 ; Rise       ; main_clk_50     ;
; VGA_VS         ; main_clk_50 ; 3.671 ; 3.882 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.180 ; 0.609 ; Fall       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 1.723 ; 2.166 ; Fall       ; main_clk_50     ;
+----------------+-------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Output Enable Times                                                        ;
+---------------+-------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]    ; main_clk_50 ; 1.659 ; 1.646 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]   ; main_clk_50 ; 1.714 ; 1.713 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]   ; main_clk_50 ; 1.739 ; 1.738 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]   ; main_clk_50 ; 1.749 ; 1.748 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]   ; main_clk_50 ; 1.735 ; 1.734 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]   ; main_clk_50 ; 1.749 ; 1.748 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]   ; main_clk_50 ; 1.746 ; 1.745 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]   ; main_clk_50 ; 1.746 ; 1.745 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]   ; main_clk_50 ; 1.757 ; 1.756 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]   ; main_clk_50 ; 1.729 ; 1.728 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]   ; main_clk_50 ; 1.729 ; 1.728 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]  ; main_clk_50 ; 1.742 ; 1.741 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]  ; main_clk_50 ; 1.700 ; 1.699 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]  ; main_clk_50 ; 1.742 ; 1.741 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]  ; main_clk_50 ; 1.724 ; 1.723 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]  ; main_clk_50 ; 1.659 ; 1.646 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]  ; main_clk_50 ; 1.729 ; 1.728 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]  ; main_clk_50 ; 1.736 ; 1.735 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]  ; main_clk_50 ; 1.725 ; 1.724 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]  ; main_clk_50 ; 1.742 ; 1.741 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]  ; main_clk_50 ; 1.733 ; 1.732 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]  ; main_clk_50 ; 1.733 ; 1.732 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]  ; main_clk_50 ; 1.704 ; 1.703 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]  ; main_clk_50 ; 1.736 ; 1.735 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]  ; main_clk_50 ; 1.730 ; 1.729 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]  ; main_clk_50 ; 1.729 ; 1.728 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]  ; main_clk_50 ; 1.758 ; 1.757 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]  ; main_clk_50 ; 1.758 ; 1.757 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]  ; main_clk_50 ; 1.758 ; 1.757 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]  ; main_clk_50 ; 1.757 ; 1.756 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]  ; main_clk_50 ; 1.755 ; 1.754 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]  ; main_clk_50 ; 1.757 ; 1.756 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]  ; main_clk_50 ; 1.751 ; 1.750 ; Rise       ; main_clk_50     ;
; I2C_SDAT      ; main_clk_50 ; 5.111 ; 5.097 ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 5.657 ; 5.656 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 6.546 ; 6.545 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 6.371 ; 6.370 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 6.546 ; 6.545 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 6.371 ; 6.370 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 6.191 ; 6.190 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 6.191 ; 6.190 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 6.544 ; 6.543 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 5.769 ; 5.756 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 5.833 ; 5.832 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 5.833 ; 5.832 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 6.199 ; 6.198 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 6.199 ; 6.198 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 5.845 ; 5.844 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 6.020 ; 6.019 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 5.657 ; 5.656 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 5.845 ; 5.844 ; Rise       ; main_clk_50     ;
+---------------+-------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                ;
+---------------+-------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]    ; main_clk_50 ; 1.406 ; 1.393 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]   ; main_clk_50 ; 1.461 ; 1.460 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]   ; main_clk_50 ; 1.485 ; 1.484 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]   ; main_clk_50 ; 1.494 ; 1.493 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]   ; main_clk_50 ; 1.481 ; 1.480 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]   ; main_clk_50 ; 1.494 ; 1.493 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]   ; main_clk_50 ; 1.492 ; 1.491 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]   ; main_clk_50 ; 1.492 ; 1.491 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]   ; main_clk_50 ; 1.502 ; 1.501 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]   ; main_clk_50 ; 1.475 ; 1.474 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]   ; main_clk_50 ; 1.475 ; 1.474 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]  ; main_clk_50 ; 1.488 ; 1.487 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]  ; main_clk_50 ; 1.447 ; 1.446 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]  ; main_clk_50 ; 1.488 ; 1.487 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]  ; main_clk_50 ; 1.471 ; 1.470 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]  ; main_clk_50 ; 1.406 ; 1.393 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]  ; main_clk_50 ; 1.475 ; 1.474 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]  ; main_clk_50 ; 1.482 ; 1.481 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]  ; main_clk_50 ; 1.471 ; 1.470 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]  ; main_clk_50 ; 1.488 ; 1.487 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]  ; main_clk_50 ; 1.479 ; 1.478 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]  ; main_clk_50 ; 1.479 ; 1.478 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]  ; main_clk_50 ; 1.451 ; 1.450 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]  ; main_clk_50 ; 1.482 ; 1.481 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]  ; main_clk_50 ; 1.476 ; 1.475 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]  ; main_clk_50 ; 1.475 ; 1.474 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]  ; main_clk_50 ; 1.503 ; 1.502 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]  ; main_clk_50 ; 1.503 ; 1.502 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]  ; main_clk_50 ; 1.503 ; 1.502 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]  ; main_clk_50 ; 1.502 ; 1.501 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]  ; main_clk_50 ; 1.500 ; 1.499 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]  ; main_clk_50 ; 1.502 ; 1.501 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]  ; main_clk_50 ; 1.496 ; 1.495 ; Rise       ; main_clk_50     ;
; I2C_SDAT      ; main_clk_50 ; 4.724 ; 4.710 ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 5.467 ; 5.466 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 6.321 ; 6.320 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 6.153 ; 6.152 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 6.321 ; 6.320 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 6.153 ; 6.152 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 5.980 ; 5.979 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 5.980 ; 5.979 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 6.319 ; 6.318 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 5.573 ; 5.560 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 5.636 ; 5.635 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 5.636 ; 5.635 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 5.987 ; 5.986 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 5.987 ; 5.986 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 5.648 ; 5.647 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 5.815 ; 5.814 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 5.467 ; 5.466 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 5.648 ; 5.647 ; Rise       ; main_clk_50     ;
+---------------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Output Disable Times                                                               ;
+---------------+-------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+-------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]    ; main_clk_50 ; 1.678     ; 1.691     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]   ; main_clk_50 ; 1.745     ; 1.746     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]   ; main_clk_50 ; 1.770     ; 1.771     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]   ; main_clk_50 ; 1.780     ; 1.781     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]   ; main_clk_50 ; 1.766     ; 1.767     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]   ; main_clk_50 ; 1.780     ; 1.781     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]   ; main_clk_50 ; 1.777     ; 1.778     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]   ; main_clk_50 ; 1.777     ; 1.778     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]   ; main_clk_50 ; 1.788     ; 1.789     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]   ; main_clk_50 ; 1.760     ; 1.761     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]   ; main_clk_50 ; 1.760     ; 1.761     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]  ; main_clk_50 ; 1.773     ; 1.774     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]  ; main_clk_50 ; 1.731     ; 1.732     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]  ; main_clk_50 ; 1.773     ; 1.774     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]  ; main_clk_50 ; 1.755     ; 1.756     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]  ; main_clk_50 ; 1.678     ; 1.691     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]  ; main_clk_50 ; 1.760     ; 1.761     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]  ; main_clk_50 ; 1.767     ; 1.768     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]  ; main_clk_50 ; 1.756     ; 1.757     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]  ; main_clk_50 ; 1.773     ; 1.774     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]  ; main_clk_50 ; 1.764     ; 1.765     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]  ; main_clk_50 ; 1.764     ; 1.765     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]  ; main_clk_50 ; 1.735     ; 1.736     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]  ; main_clk_50 ; 1.767     ; 1.768     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]  ; main_clk_50 ; 1.761     ; 1.762     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]  ; main_clk_50 ; 1.760     ; 1.761     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]  ; main_clk_50 ; 1.789     ; 1.790     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]  ; main_clk_50 ; 1.789     ; 1.790     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]  ; main_clk_50 ; 1.789     ; 1.790     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]  ; main_clk_50 ; 1.788     ; 1.789     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]  ; main_clk_50 ; 1.786     ; 1.787     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]  ; main_clk_50 ; 1.788     ; 1.789     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]  ; main_clk_50 ; 1.782     ; 1.783     ; Rise       ; main_clk_50     ;
; I2C_SDAT      ; main_clk_50 ; 5.217     ; 5.231     ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 5.959     ; 5.960     ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 6.973     ; 6.974     ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 6.780     ; 6.781     ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 6.973     ; 6.974     ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 6.780     ; 6.781     ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 6.574     ; 6.575     ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 6.574     ; 6.575     ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 6.970     ; 6.971     ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 6.089     ; 6.102     ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 6.166     ; 6.167     ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 6.166     ; 6.167     ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 6.582     ; 6.583     ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 6.582     ; 6.583     ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 6.183     ; 6.184     ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 6.382     ; 6.383     ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 5.959     ; 5.960     ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 6.183     ; 6.184     ; Rise       ; main_clk_50     ;
+---------------+-------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                       ;
+---------------+-------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+-------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]    ; main_clk_50 ; 1.424     ; 1.437     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]   ; main_clk_50 ; 1.491     ; 1.492     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]   ; main_clk_50 ; 1.515     ; 1.516     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]   ; main_clk_50 ; 1.524     ; 1.525     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]   ; main_clk_50 ; 1.511     ; 1.512     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]   ; main_clk_50 ; 1.524     ; 1.525     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]   ; main_clk_50 ; 1.522     ; 1.523     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]   ; main_clk_50 ; 1.522     ; 1.523     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]   ; main_clk_50 ; 1.532     ; 1.533     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]   ; main_clk_50 ; 1.505     ; 1.506     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]   ; main_clk_50 ; 1.505     ; 1.506     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]  ; main_clk_50 ; 1.518     ; 1.519     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]  ; main_clk_50 ; 1.477     ; 1.478     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]  ; main_clk_50 ; 1.518     ; 1.519     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]  ; main_clk_50 ; 1.501     ; 1.502     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]  ; main_clk_50 ; 1.424     ; 1.437     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]  ; main_clk_50 ; 1.505     ; 1.506     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]  ; main_clk_50 ; 1.512     ; 1.513     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]  ; main_clk_50 ; 1.501     ; 1.502     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]  ; main_clk_50 ; 1.518     ; 1.519     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]  ; main_clk_50 ; 1.509     ; 1.510     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]  ; main_clk_50 ; 1.509     ; 1.510     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]  ; main_clk_50 ; 1.481     ; 1.482     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]  ; main_clk_50 ; 1.512     ; 1.513     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]  ; main_clk_50 ; 1.506     ; 1.507     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]  ; main_clk_50 ; 1.505     ; 1.506     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]  ; main_clk_50 ; 1.533     ; 1.534     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]  ; main_clk_50 ; 1.533     ; 1.534     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]  ; main_clk_50 ; 1.533     ; 1.534     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]  ; main_clk_50 ; 1.532     ; 1.533     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]  ; main_clk_50 ; 1.530     ; 1.531     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]  ; main_clk_50 ; 1.532     ; 1.533     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]  ; main_clk_50 ; 1.526     ; 1.527     ; Rise       ; main_clk_50     ;
; I2C_SDAT      ; main_clk_50 ; 4.888     ; 4.902     ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 5.757     ; 5.758     ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 6.730     ; 6.731     ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 6.545     ; 6.546     ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 6.730     ; 6.731     ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 6.545     ; 6.546     ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 6.347     ; 6.348     ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 6.347     ; 6.348     ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 6.728     ; 6.729     ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 5.879     ; 5.892     ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 5.956     ; 5.957     ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 5.956     ; 5.957     ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 6.355     ; 6.356     ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 6.355     ; 6.356     ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 5.972     ; 5.973     ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 6.163     ; 6.164     ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 5.757     ; 5.758     ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 5.972     ; 5.973     ; Rise       ; main_clk_50     ;
+---------------+-------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 36.788 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+----------------------+---------+-------+----------+---------+---------------------+
; Clock                ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack     ; -0.775  ; 0.166 ; 12.938   ; 0.497   ; 9.358               ;
;  altera_reserved_tck ; 46.571  ; 0.180 ; 47.964   ; 0.542   ; 49.474              ;
;  main_clk_50         ; -0.775  ; 0.166 ; 12.938   ; 0.497   ; 9.358               ;
; Design-wide TNS      ; -13.742 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  main_clk_50         ; -13.742 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+---------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+---------------+-------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+-------------+-------+-------+------------+-----------------+
; AUD_BCLK      ; main_clk_50 ; 3.308 ; 3.805 ; Rise       ; main_clk_50     ;
; AUD_DACLRCK   ; main_clk_50 ; 3.362 ; 3.888 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]    ; main_clk_50 ; 1.383 ; 1.487 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]   ; main_clk_50 ; 1.335 ; 1.439 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]   ; main_clk_50 ; 1.331 ; 1.435 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]   ; main_clk_50 ; 1.320 ; 1.424 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]   ; main_clk_50 ; 1.345 ; 1.449 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]   ; main_clk_50 ; 1.310 ; 1.414 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]   ; main_clk_50 ; 1.333 ; 1.437 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]   ; main_clk_50 ; 1.343 ; 1.447 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]   ; main_clk_50 ; 1.314 ; 1.418 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]   ; main_clk_50 ; 1.328 ; 1.432 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]   ; main_clk_50 ; 1.338 ; 1.442 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]  ; main_clk_50 ; 1.356 ; 1.460 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]  ; main_clk_50 ; 1.357 ; 1.461 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]  ; main_clk_50 ; 1.336 ; 1.440 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]  ; main_clk_50 ; 1.383 ; 1.487 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]  ; main_clk_50 ; 1.365 ; 1.469 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]  ; main_clk_50 ; 1.358 ; 1.462 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]  ; main_clk_50 ; 1.307 ; 1.411 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]  ; main_clk_50 ; 1.317 ; 1.421 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]  ; main_clk_50 ; 1.322 ; 1.426 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]  ; main_clk_50 ; 1.330 ; 1.434 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]  ; main_clk_50 ; 1.320 ; 1.424 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]  ; main_clk_50 ; 1.348 ; 1.452 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]  ; main_clk_50 ; 1.317 ; 1.421 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]  ; main_clk_50 ; 1.303 ; 1.407 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]  ; main_clk_50 ; 1.298 ; 1.402 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]  ; main_clk_50 ; 1.273 ; 1.377 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]  ; main_clk_50 ; 1.303 ; 1.407 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]  ; main_clk_50 ; 1.303 ; 1.407 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]  ; main_clk_50 ; 1.284 ; 1.388 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]  ; main_clk_50 ; 1.284 ; 1.388 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]  ; main_clk_50 ; 1.314 ; 1.418 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]  ; main_clk_50 ; 1.328 ; 1.432 ; Rise       ; main_clk_50     ;
; FL_DQ[*]      ; main_clk_50 ; 1.730 ; 2.145 ; Rise       ; main_clk_50     ;
;  FL_DQ[0]     ; main_clk_50 ; 1.623 ; 2.003 ; Rise       ; main_clk_50     ;
;  FL_DQ[1]     ; main_clk_50 ; 1.730 ; 2.145 ; Rise       ; main_clk_50     ;
;  FL_DQ[2]     ; main_clk_50 ; 1.535 ; 1.850 ; Rise       ; main_clk_50     ;
;  FL_DQ[3]     ; main_clk_50 ; 1.689 ; 2.009 ; Rise       ; main_clk_50     ;
;  FL_DQ[4]     ; main_clk_50 ; 1.307 ; 1.642 ; Rise       ; main_clk_50     ;
;  FL_DQ[5]     ; main_clk_50 ; 1.326 ; 1.677 ; Rise       ; main_clk_50     ;
;  FL_DQ[6]     ; main_clk_50 ; 1.321 ; 1.672 ; Rise       ; main_clk_50     ;
;  FL_DQ[7]     ; main_clk_50 ; 1.534 ; 1.845 ; Rise       ; main_clk_50     ;
; KEY[*]        ; main_clk_50 ; 3.222 ; 3.730 ; Rise       ; main_clk_50     ;
;  KEY[0]       ; main_clk_50 ; 3.222 ; 3.730 ; Rise       ; main_clk_50     ;
;  KEY[1]       ; main_clk_50 ; 2.234 ; 2.677 ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; 2.488 ; 2.935 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; 1.715 ; 2.047 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; 1.991 ; 2.354 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; 1.734 ; 2.074 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; 1.787 ; 2.181 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; 2.035 ; 2.396 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; 2.012 ; 2.413 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; 1.959 ; 2.320 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; 2.479 ; 2.933 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; 2.034 ; 2.431 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; 2.052 ; 2.461 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; 1.932 ; 2.288 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; 1.689 ; 2.066 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; 2.358 ; 2.707 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; 2.113 ; 2.478 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; 2.488 ; 2.935 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; 2.182 ; 2.603 ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]    ; main_clk_50 ; 4.854 ; 5.430 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]   ; main_clk_50 ; 4.757 ; 5.298 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]   ; main_clk_50 ; 4.755 ; 5.309 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]   ; main_clk_50 ; 4.733 ; 5.273 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]   ; main_clk_50 ; 4.752 ; 5.308 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]   ; main_clk_50 ; 4.822 ; 5.383 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]   ; main_clk_50 ; 4.697 ; 5.246 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]   ; main_clk_50 ; 4.724 ; 5.280 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]   ; main_clk_50 ; 4.361 ; 4.867 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]   ; main_clk_50 ; 4.710 ; 5.198 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]   ; main_clk_50 ; 4.344 ; 4.819 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]  ; main_clk_50 ; 4.775 ; 5.267 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]  ; main_clk_50 ; 4.339 ; 4.799 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]  ; main_clk_50 ; 4.757 ; 5.254 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]  ; main_clk_50 ; 4.726 ; 5.260 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]  ; main_clk_50 ; 4.854 ; 5.430 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]  ; main_clk_50 ; 4.853 ; 5.413 ; Rise       ; main_clk_50     ;
+---------------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+---------------+-------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+-------------+--------+--------+------------+-----------------+
; AUD_BCLK      ; main_clk_50 ; -1.385 ; -2.130 ; Rise       ; main_clk_50     ;
; AUD_DACLRCK   ; main_clk_50 ; -1.412 ; -2.174 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]    ; main_clk_50 ; -0.308 ; -0.611 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]   ; main_clk_50 ; -0.372 ; -0.676 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]   ; main_clk_50 ; -0.367 ; -0.670 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]   ; main_clk_50 ; -0.357 ; -0.660 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]   ; main_clk_50 ; -0.381 ; -0.684 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]   ; main_clk_50 ; -0.347 ; -0.650 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]   ; main_clk_50 ; -0.370 ; -0.673 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]   ; main_clk_50 ; -0.380 ; -0.683 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]   ; main_clk_50 ; -0.349 ; -0.651 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]   ; main_clk_50 ; -0.367 ; -0.668 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]   ; main_clk_50 ; -0.377 ; -0.678 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]  ; main_clk_50 ; -0.394 ; -0.696 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]  ; main_clk_50 ; -0.396 ; -0.699 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]  ; main_clk_50 ; -0.374 ; -0.676 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]  ; main_clk_50 ; -0.422 ; -0.723 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]  ; main_clk_50 ; -0.402 ; -0.706 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]  ; main_clk_50 ; -0.397 ; -0.698 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]  ; main_clk_50 ; -0.340 ; -0.646 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]  ; main_clk_50 ; -0.351 ; -0.657 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]  ; main_clk_50 ; -0.354 ; -0.660 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]  ; main_clk_50 ; -0.363 ; -0.669 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]  ; main_clk_50 ; -0.353 ; -0.659 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]  ; main_clk_50 ; -0.382 ; -0.689 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]  ; main_clk_50 ; -0.350 ; -0.656 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]  ; main_clk_50 ; -0.336 ; -0.643 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]  ; main_clk_50 ; -0.337 ; -0.638 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]  ; main_clk_50 ; -0.308 ; -0.611 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]  ; main_clk_50 ; -0.338 ; -0.641 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]  ; main_clk_50 ; -0.338 ; -0.641 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]  ; main_clk_50 ; -0.319 ; -0.621 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]  ; main_clk_50 ; -0.321 ; -0.624 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]  ; main_clk_50 ; -0.349 ; -0.651 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]  ; main_clk_50 ; -0.365 ; -0.668 ; Rise       ; main_clk_50     ;
; FL_DQ[*]      ; main_clk_50 ; -0.233 ; -0.654 ; Rise       ; main_clk_50     ;
;  FL_DQ[0]     ; main_clk_50 ; -0.515 ; -1.131 ; Rise       ; main_clk_50     ;
;  FL_DQ[1]     ; main_clk_50 ; -0.510 ; -1.130 ; Rise       ; main_clk_50     ;
;  FL_DQ[2]     ; main_clk_50 ; -0.374 ; -0.887 ; Rise       ; main_clk_50     ;
;  FL_DQ[3]     ; main_clk_50 ; -0.376 ; -0.899 ; Rise       ; main_clk_50     ;
;  FL_DQ[4]     ; main_clk_50 ; -0.233 ; -0.654 ; Rise       ; main_clk_50     ;
;  FL_DQ[5]     ; main_clk_50 ; -0.258 ; -0.676 ; Rise       ; main_clk_50     ;
;  FL_DQ[6]     ; main_clk_50 ; -0.253 ; -0.685 ; Rise       ; main_clk_50     ;
;  FL_DQ[7]     ; main_clk_50 ; -0.408 ; -0.964 ; Rise       ; main_clk_50     ;
; KEY[*]        ; main_clk_50 ; -0.846 ; -1.514 ; Rise       ; main_clk_50     ;
;  KEY[0]       ; main_clk_50 ; -1.308 ; -2.062 ; Rise       ; main_clk_50     ;
;  KEY[1]       ; main_clk_50 ; -0.846 ; -1.514 ; Rise       ; main_clk_50     ;
; OTG_DATA[*]   ; main_clk_50 ; -0.573 ; -1.169 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]  ; main_clk_50 ; -0.573 ; -1.169 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]  ; main_clk_50 ; -0.691 ; -1.318 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]  ; main_clk_50 ; -0.583 ; -1.187 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]  ; main_clk_50 ; -0.588 ; -1.203 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]  ; main_clk_50 ; -0.716 ; -1.349 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]  ; main_clk_50 ; -0.714 ; -1.353 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]  ; main_clk_50 ; -0.677 ; -1.300 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]  ; main_clk_50 ; -0.967 ; -1.651 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]  ; main_clk_50 ; -0.721 ; -1.362 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]  ; main_clk_50 ; -0.733 ; -1.378 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10] ; main_clk_50 ; -0.685 ; -1.296 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11] ; main_clk_50 ; -0.578 ; -1.184 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12] ; main_clk_50 ; -0.876 ; -1.526 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13] ; main_clk_50 ; -0.790 ; -1.424 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14] ; main_clk_50 ; -0.969 ; -1.649 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15] ; main_clk_50 ; -0.801 ; -1.460 ; Rise       ; main_clk_50     ;
; SRAM_DQ[*]    ; main_clk_50 ; -1.747 ; -2.436 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[0]   ; main_clk_50 ; -1.977 ; -2.723 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[1]   ; main_clk_50 ; -1.977 ; -2.723 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[2]   ; main_clk_50 ; -1.975 ; -2.709 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[3]   ; main_clk_50 ; -1.981 ; -2.730 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[4]   ; main_clk_50 ; -2.033 ; -2.786 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[5]   ; main_clk_50 ; -1.940 ; -2.683 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[6]   ; main_clk_50 ; -1.956 ; -2.707 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[7]   ; main_clk_50 ; -1.770 ; -2.481 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[8]   ; main_clk_50 ; -1.928 ; -2.644 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[9]   ; main_clk_50 ; -1.747 ; -2.439 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[10]  ; main_clk_50 ; -1.958 ; -2.686 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[11]  ; main_clk_50 ; -1.752 ; -2.436 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[12]  ; main_clk_50 ; -1.944 ; -2.669 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[13]  ; main_clk_50 ; -1.954 ; -2.695 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[14]  ; main_clk_50 ; -2.047 ; -2.808 ; Rise       ; main_clk_50     ;
;  SRAM_DQ[15]  ; main_clk_50 ; -2.040 ; -2.801 ; Rise       ; main_clk_50     ;
+---------------+-------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+----------------+-------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+-------------+--------+--------+------------+-----------------+
; AUD_DACDAT     ; main_clk_50 ; 16.777 ; 16.626 ; Rise       ; main_clk_50     ;
; AUD_XCK        ; main_clk_50 ; 8.441  ; 8.444  ; Rise       ; main_clk_50     ;
; DRAM_ADDR[*]   ; main_clk_50 ; 3.362  ; 3.335  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 3.339  ; 3.312  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 3.284  ; 3.257  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 3.184  ; 3.154  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 3.362  ; 3.335  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 3.294  ; 3.267  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 3.309  ; 3.282  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 3.221  ; 3.191  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 3.245  ; 3.215  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 3.313  ; 3.286  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 3.307  ; 3.280  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 3.257  ; 3.227  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 3.335  ; 3.308  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 3.319  ; 3.292  ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 3.339  ; 3.312  ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 3.194  ; 3.164  ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 3.339  ; 3.312  ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 3.301  ; 3.274  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.827  ; 0.941  ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 3.359  ; 3.332  ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 3.396  ; 3.369  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 3.317  ; 3.290  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 3.362  ; 3.335  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 3.373  ; 3.346  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 3.367  ; 3.340  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 3.363  ; 3.336  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 3.380  ; 3.353  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 3.390  ; 3.363  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 3.379  ; 3.352  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 3.345  ; 3.318  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 3.355  ; 3.328  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 3.396  ; 3.369  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 3.314  ; 3.287  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 3.376  ; 3.349  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 3.389  ; 3.362  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 3.255  ; 3.225  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 3.375  ; 3.348  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 3.326  ; 3.299  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 3.315  ; 3.288  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 3.350  ; 3.323  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 3.342  ; 3.315  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 3.332  ; 3.305  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 3.303  ; 3.276  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 3.336  ; 3.309  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 3.310  ; 3.283  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 3.315  ; 3.288  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 3.341  ; 3.314  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 3.371  ; 3.344  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 3.371  ; 3.344  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 3.349  ; 3.322  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 3.349  ; 3.322  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 3.379  ; 3.352  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 3.385  ; 3.358  ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 3.375  ; 3.348  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 3.375  ; 3.348  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 3.311  ; 3.284  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 3.335  ; 3.308  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 3.230  ; 3.200  ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 3.317  ; 3.290  ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 3.296  ; 3.269  ; Rise       ; main_clk_50     ;
; FL_ADDR[*]     ; main_clk_50 ; 10.114 ; 10.094 ; Rise       ; main_clk_50     ;
;  FL_ADDR[0]    ; main_clk_50 ; 7.767  ; 7.727  ; Rise       ; main_clk_50     ;
;  FL_ADDR[1]    ; main_clk_50 ; 7.537  ; 7.523  ; Rise       ; main_clk_50     ;
;  FL_ADDR[2]    ; main_clk_50 ; 7.593  ; 7.501  ; Rise       ; main_clk_50     ;
;  FL_ADDR[3]    ; main_clk_50 ; 8.041  ; 8.000  ; Rise       ; main_clk_50     ;
;  FL_ADDR[4]    ; main_clk_50 ; 7.569  ; 7.478  ; Rise       ; main_clk_50     ;
;  FL_ADDR[5]    ; main_clk_50 ; 7.621  ; 7.524  ; Rise       ; main_clk_50     ;
;  FL_ADDR[6]    ; main_clk_50 ; 7.598  ; 7.507  ; Rise       ; main_clk_50     ;
;  FL_ADDR[7]    ; main_clk_50 ; 8.619  ; 8.641  ; Rise       ; main_clk_50     ;
;  FL_ADDR[8]    ; main_clk_50 ; 7.072  ; 7.012  ; Rise       ; main_clk_50     ;
;  FL_ADDR[9]    ; main_clk_50 ; 7.057  ; 7.004  ; Rise       ; main_clk_50     ;
;  FL_ADDR[10]   ; main_clk_50 ; 7.767  ; 7.752  ; Rise       ; main_clk_50     ;
;  FL_ADDR[11]   ; main_clk_50 ; 8.055  ; 7.964  ; Rise       ; main_clk_50     ;
;  FL_ADDR[12]   ; main_clk_50 ; 7.929  ; 7.896  ; Rise       ; main_clk_50     ;
;  FL_ADDR[13]   ; main_clk_50 ; 8.170  ; 8.121  ; Rise       ; main_clk_50     ;
;  FL_ADDR[14]   ; main_clk_50 ; 7.711  ; 7.691  ; Rise       ; main_clk_50     ;
;  FL_ADDR[15]   ; main_clk_50 ; 10.114 ; 10.094 ; Rise       ; main_clk_50     ;
;  FL_ADDR[16]   ; main_clk_50 ; 7.446  ; 7.431  ; Rise       ; main_clk_50     ;
;  FL_ADDR[17]   ; main_clk_50 ; 7.529  ; 7.510  ; Rise       ; main_clk_50     ;
;  FL_ADDR[18]   ; main_clk_50 ; 7.050  ; 6.984  ; Rise       ; main_clk_50     ;
;  FL_ADDR[19]   ; main_clk_50 ; 7.280  ; 7.191  ; Rise       ; main_clk_50     ;
;  FL_ADDR[20]   ; main_clk_50 ; 7.611  ; 7.539  ; Rise       ; main_clk_50     ;
;  FL_ADDR[21]   ; main_clk_50 ; 8.459  ; 8.389  ; Rise       ; main_clk_50     ;
;  FL_ADDR[22]   ; main_clk_50 ; 7.570  ; 7.464  ; Rise       ; main_clk_50     ;
; HEX0[*]        ; main_clk_50 ; 16.684 ; 16.918 ; Rise       ; main_clk_50     ;
;  HEX0[0]       ; main_clk_50 ; 14.635 ; 14.556 ; Rise       ; main_clk_50     ;
;  HEX0[1]       ; main_clk_50 ; 16.092 ; 16.275 ; Rise       ; main_clk_50     ;
;  HEX0[2]       ; main_clk_50 ; 16.684 ; 16.918 ; Rise       ; main_clk_50     ;
;  HEX0[3]       ; main_clk_50 ; 14.235 ; 14.278 ; Rise       ; main_clk_50     ;
;  HEX0[4]       ; main_clk_50 ; 14.528 ; 14.519 ; Rise       ; main_clk_50     ;
;  HEX0[5]       ; main_clk_50 ; 16.244 ; 16.430 ; Rise       ; main_clk_50     ;
;  HEX0[6]       ; main_clk_50 ; 15.086 ; 14.910 ; Rise       ; main_clk_50     ;
; HEX1[*]        ; main_clk_50 ; 18.369 ; 18.260 ; Rise       ; main_clk_50     ;
;  HEX1[0]       ; main_clk_50 ; 15.385 ; 15.351 ; Rise       ; main_clk_50     ;
;  HEX1[1]       ; main_clk_50 ; 15.617 ; 15.638 ; Rise       ; main_clk_50     ;
;  HEX1[2]       ; main_clk_50 ; 16.831 ; 16.677 ; Rise       ; main_clk_50     ;
;  HEX1[3]       ; main_clk_50 ; 15.641 ; 15.695 ; Rise       ; main_clk_50     ;
;  HEX1[4]       ; main_clk_50 ; 15.689 ; 15.758 ; Rise       ; main_clk_50     ;
;  HEX1[5]       ; main_clk_50 ; 18.369 ; 18.260 ; Rise       ; main_clk_50     ;
;  HEX1[6]       ; main_clk_50 ; 17.038 ; 16.956 ; Rise       ; main_clk_50     ;
; HEX2[*]        ; main_clk_50 ; 17.888 ; 17.828 ; Rise       ; main_clk_50     ;
;  HEX2[0]       ; main_clk_50 ; 16.192 ; 16.205 ; Rise       ; main_clk_50     ;
;  HEX2[1]       ; main_clk_50 ; 17.888 ; 17.828 ; Rise       ; main_clk_50     ;
;  HEX2[2]       ; main_clk_50 ; 17.661 ; 17.764 ; Rise       ; main_clk_50     ;
;  HEX2[3]       ; main_clk_50 ; 15.793 ; 15.880 ; Rise       ; main_clk_50     ;
;  HEX2[4]       ; main_clk_50 ; 16.703 ; 16.810 ; Rise       ; main_clk_50     ;
;  HEX2[5]       ; main_clk_50 ; 17.330 ; 17.465 ; Rise       ; main_clk_50     ;
;  HEX2[6]       ; main_clk_50 ; 15.923 ; 15.842 ; Rise       ; main_clk_50     ;
; HEX3[*]        ; main_clk_50 ; 15.290 ; 15.300 ; Rise       ; main_clk_50     ;
;  HEX3[0]       ; main_clk_50 ; 15.290 ; 15.300 ; Rise       ; main_clk_50     ;
;  HEX3[3]       ; main_clk_50 ; 15.080 ; 15.089 ; Rise       ; main_clk_50     ;
;  HEX3[4]       ; main_clk_50 ; 15.127 ; 15.137 ; Rise       ; main_clk_50     ;
;  HEX3[5]       ; main_clk_50 ; 15.127 ; 15.137 ; Rise       ; main_clk_50     ;
; HEX4[*]        ; main_clk_50 ; 11.626 ; 11.499 ; Rise       ; main_clk_50     ;
;  HEX4[0]       ; main_clk_50 ; 9.948  ; 9.964  ; Rise       ; main_clk_50     ;
;  HEX4[1]       ; main_clk_50 ; 11.493 ; 11.461 ; Rise       ; main_clk_50     ;
;  HEX4[2]       ; main_clk_50 ; 9.865  ; 9.831  ; Rise       ; main_clk_50     ;
;  HEX4[3]       ; main_clk_50 ; 11.188 ; 11.100 ; Rise       ; main_clk_50     ;
;  HEX4[4]       ; main_clk_50 ; 11.626 ; 11.442 ; Rise       ; main_clk_50     ;
;  HEX4[5]       ; main_clk_50 ; 9.944  ; 9.989  ; Rise       ; main_clk_50     ;
;  HEX4[6]       ; main_clk_50 ; 11.323 ; 11.499 ; Rise       ; main_clk_50     ;
; HEX5[*]        ; main_clk_50 ; 13.741 ; 13.588 ; Rise       ; main_clk_50     ;
;  HEX5[0]       ; main_clk_50 ; 11.095 ; 11.016 ; Rise       ; main_clk_50     ;
;  HEX5[1]       ; main_clk_50 ; 12.160 ; 12.274 ; Rise       ; main_clk_50     ;
;  HEX5[2]       ; main_clk_50 ; 13.741 ; 13.588 ; Rise       ; main_clk_50     ;
;  HEX5[3]       ; main_clk_50 ; 10.244 ; 10.186 ; Rise       ; main_clk_50     ;
;  HEX5[4]       ; main_clk_50 ; 11.296 ; 11.372 ; Rise       ; main_clk_50     ;
;  HEX5[5]       ; main_clk_50 ; 12.282 ; 12.109 ; Rise       ; main_clk_50     ;
;  HEX5[6]       ; main_clk_50 ; 11.214 ; 11.303 ; Rise       ; main_clk_50     ;
; HEX6[*]        ; main_clk_50 ; 11.758 ; 11.708 ; Rise       ; main_clk_50     ;
;  HEX6[0]       ; main_clk_50 ; 11.224 ; 11.218 ; Rise       ; main_clk_50     ;
;  HEX6[1]       ; main_clk_50 ; 10.377 ; 10.218 ; Rise       ; main_clk_50     ;
;  HEX6[2]       ; main_clk_50 ; 11.145 ; 10.952 ; Rise       ; main_clk_50     ;
;  HEX6[3]       ; main_clk_50 ; 11.130 ; 11.017 ; Rise       ; main_clk_50     ;
;  HEX6[4]       ; main_clk_50 ; 10.044 ; 9.918  ; Rise       ; main_clk_50     ;
;  HEX6[5]       ; main_clk_50 ; 11.758 ; 11.708 ; Rise       ; main_clk_50     ;
;  HEX6[6]       ; main_clk_50 ; 10.076 ; 10.029 ; Rise       ; main_clk_50     ;
; HEX7[*]        ; main_clk_50 ; 10.353 ; 10.270 ; Rise       ; main_clk_50     ;
;  HEX7[0]       ; main_clk_50 ; 10.210 ; 10.089 ; Rise       ; main_clk_50     ;
;  HEX7[1]       ; main_clk_50 ; 9.648  ; 9.567  ; Rise       ; main_clk_50     ;
;  HEX7[2]       ; main_clk_50 ; 9.938  ; 9.935  ; Rise       ; main_clk_50     ;
;  HEX7[3]       ; main_clk_50 ; 9.780  ; 9.793  ; Rise       ; main_clk_50     ;
;  HEX7[4]       ; main_clk_50 ; 9.984  ; 10.032 ; Rise       ; main_clk_50     ;
;  HEX7[5]       ; main_clk_50 ; 10.353 ; 10.270 ; Rise       ; main_clk_50     ;
;  HEX7[6]       ; main_clk_50 ; 10.205 ; 10.131 ; Rise       ; main_clk_50     ;
; I2C_SCLK       ; main_clk_50 ; 9.081  ; 9.067  ; Rise       ; main_clk_50     ;
; I2C_SDAT       ; main_clk_50 ; 13.258 ; 13.176 ; Rise       ; main_clk_50     ;
; OTG_ADDR[*]    ; main_clk_50 ; 12.795 ; 12.836 ; Rise       ; main_clk_50     ;
;  OTG_ADDR[0]   ; main_clk_50 ; 12.795 ; 12.836 ; Rise       ; main_clk_50     ;
;  OTG_ADDR[1]   ; main_clk_50 ; 9.737  ; 9.695  ; Rise       ; main_clk_50     ;
; OTG_CS_N       ; main_clk_50 ; 11.035 ; 11.039 ; Rise       ; main_clk_50     ;
; OTG_DATA[*]    ; main_clk_50 ; 9.757  ; 9.711  ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]   ; main_clk_50 ; 8.653  ; 8.640  ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]   ; main_clk_50 ; 8.841  ; 8.857  ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]   ; main_clk_50 ; 7.701  ; 7.685  ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]   ; main_clk_50 ; 9.034  ; 9.058  ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]   ; main_clk_50 ; 8.280  ; 8.352  ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]   ; main_clk_50 ; 9.278  ; 9.283  ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]   ; main_clk_50 ; 8.695  ; 8.676  ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]   ; main_clk_50 ; 9.757  ; 9.711  ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]   ; main_clk_50 ; 8.542  ; 8.579  ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]   ; main_clk_50 ; 8.625  ; 8.612  ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]  ; main_clk_50 ; 7.904  ; 7.940  ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]  ; main_clk_50 ; 7.646  ; 7.707  ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]  ; main_clk_50 ; 8.668  ; 8.635  ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]  ; main_clk_50 ; 8.555  ; 8.569  ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]  ; main_clk_50 ; 9.003  ; 8.990  ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]  ; main_clk_50 ; 8.237  ; 8.276  ; Rise       ; main_clk_50     ;
; OTG_RD_N       ; main_clk_50 ; 9.777  ; 9.718  ; Rise       ; main_clk_50     ;
; OTG_RST_N      ; main_clk_50 ; 10.040 ; 9.976  ; Rise       ; main_clk_50     ;
; OTG_WR_N       ; main_clk_50 ; 9.926  ; 9.969  ; Rise       ; main_clk_50     ;
; SRAM_ADDR[*]   ; main_clk_50 ; 28.329 ; 28.433 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[0]  ; main_clk_50 ; 23.631 ; 23.577 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[1]  ; main_clk_50 ; 22.989 ; 22.997 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[2]  ; main_clk_50 ; 23.964 ; 24.005 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[3]  ; main_clk_50 ; 22.894 ; 22.993 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[4]  ; main_clk_50 ; 22.073 ; 22.209 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[5]  ; main_clk_50 ; 24.495 ; 24.394 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[6]  ; main_clk_50 ; 23.654 ; 23.717 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[7]  ; main_clk_50 ; 26.130 ; 26.127 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[8]  ; main_clk_50 ; 26.946 ; 26.935 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[9]  ; main_clk_50 ; 27.243 ; 27.323 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[10] ; main_clk_50 ; 27.373 ; 27.267 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[11] ; main_clk_50 ; 25.346 ; 25.276 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[12] ; main_clk_50 ; 26.854 ; 26.949 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[13] ; main_clk_50 ; 26.048 ; 25.964 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[14] ; main_clk_50 ; 25.768 ; 25.742 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[15] ; main_clk_50 ; 28.329 ; 28.433 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[16] ; main_clk_50 ; 25.339 ; 25.260 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[17] ; main_clk_50 ; 27.709 ; 27.695 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[18] ; main_clk_50 ; 27.479 ; 27.387 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[19] ; main_clk_50 ; 27.246 ; 27.317 ; Rise       ; main_clk_50     ;
; VGA_B[*]       ; main_clk_50 ; 21.294 ; 21.322 ; Rise       ; main_clk_50     ;
;  VGA_B[3]      ; main_clk_50 ; 20.401 ; 20.283 ; Rise       ; main_clk_50     ;
;  VGA_B[4]      ; main_clk_50 ; 19.872 ; 19.799 ; Rise       ; main_clk_50     ;
;  VGA_B[5]      ; main_clk_50 ; 21.238 ; 21.082 ; Rise       ; main_clk_50     ;
;  VGA_B[6]      ; main_clk_50 ; 21.294 ; 21.322 ; Rise       ; main_clk_50     ;
;  VGA_B[7]      ; main_clk_50 ; 20.461 ; 20.441 ; Rise       ; main_clk_50     ;
; VGA_BLANK_N    ; main_clk_50 ; 7.887  ; 7.967  ; Rise       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 3.710  ; 3.732  ; Rise       ; main_clk_50     ;
; VGA_G[*]       ; main_clk_50 ; 23.187 ; 23.052 ; Rise       ; main_clk_50     ;
;  VGA_G[2]      ; main_clk_50 ; 22.781 ; 22.617 ; Rise       ; main_clk_50     ;
;  VGA_G[3]      ; main_clk_50 ; 20.165 ; 20.103 ; Rise       ; main_clk_50     ;
;  VGA_G[4]      ; main_clk_50 ; 22.598 ; 22.475 ; Rise       ; main_clk_50     ;
;  VGA_G[5]      ; main_clk_50 ; 23.187 ; 23.052 ; Rise       ; main_clk_50     ;
;  VGA_G[6]      ; main_clk_50 ; 20.328 ; 20.342 ; Rise       ; main_clk_50     ;
;  VGA_G[7]      ; main_clk_50 ; 22.880 ; 22.853 ; Rise       ; main_clk_50     ;
; VGA_HS         ; main_clk_50 ; 7.812  ; 7.844  ; Rise       ; main_clk_50     ;
; VGA_R[*]       ; main_clk_50 ; 22.311 ; 22.352 ; Rise       ; main_clk_50     ;
;  VGA_R[3]      ; main_clk_50 ; 21.524 ; 21.450 ; Rise       ; main_clk_50     ;
;  VGA_R[4]      ; main_clk_50 ; 21.917 ; 21.816 ; Rise       ; main_clk_50     ;
;  VGA_R[5]      ; main_clk_50 ; 20.542 ; 20.534 ; Rise       ; main_clk_50     ;
;  VGA_R[6]      ; main_clk_50 ; 22.249 ; 22.352 ; Rise       ; main_clk_50     ;
;  VGA_R[7]      ; main_clk_50 ; 22.311 ; 22.226 ; Rise       ; main_clk_50     ;
; VGA_VS         ; main_clk_50 ; 7.862  ; 7.788  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.827  ; 0.941  ; Fall       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 3.710  ; 3.732  ; Fall       ; main_clk_50     ;
+----------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+----------------+-------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+-------------+-------+-------+------------+-----------------+
; AUD_DACDAT     ; main_clk_50 ; 6.771 ; 7.220 ; Rise       ; main_clk_50     ;
; AUD_XCK        ; main_clk_50 ; 4.293 ; 4.465 ; Rise       ; main_clk_50     ;
; DRAM_ADDR[*]   ; main_clk_50 ; 1.422 ; 1.422 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 1.538 ; 1.558 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 1.483 ; 1.503 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 1.422 ; 1.422 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 1.566 ; 1.586 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 1.493 ; 1.513 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 1.507 ; 1.527 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 1.458 ; 1.458 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 1.483 ; 1.483 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 1.512 ; 1.532 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 1.507 ; 1.527 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 1.492 ; 1.492 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 1.531 ; 1.551 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 1.517 ; 1.537 ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 1.432 ; 1.432 ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 1.432 ; 1.432 ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 1.537 ; 1.557 ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 1.500 ; 1.520 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.180 ; 0.444 ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 1.557 ; 1.577 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 1.493 ; 1.493 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 1.517 ; 1.537 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 1.561 ; 1.581 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 1.570 ; 1.590 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 1.567 ; 1.587 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 1.560 ; 1.580 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 1.578 ; 1.598 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 1.588 ; 1.608 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 1.578 ; 1.598 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 1.541 ; 1.561 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 1.551 ; 1.571 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 1.594 ; 1.614 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 1.513 ; 1.533 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 1.574 ; 1.594 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 1.587 ; 1.607 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 1.493 ; 1.493 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 1.571 ; 1.591 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 1.528 ; 1.548 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 1.517 ; 1.537 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 1.554 ; 1.574 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 1.545 ; 1.565 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 1.535 ; 1.555 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 1.507 ; 1.527 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 1.538 ; 1.558 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 1.512 ; 1.532 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 1.511 ; 1.531 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 1.539 ; 1.559 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 1.569 ; 1.589 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 1.569 ; 1.589 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 1.548 ; 1.568 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 1.546 ; 1.566 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 1.578 ; 1.598 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 1.582 ; 1.602 ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 1.472 ; 1.472 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 1.572 ; 1.592 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 1.510 ; 1.530 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 1.537 ; 1.557 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 1.472 ; 1.472 ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 1.517 ; 1.537 ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 1.496 ; 1.516 ; Rise       ; main_clk_50     ;
; FL_ADDR[*]     ; main_clk_50 ; 3.594 ; 3.642 ; Rise       ; main_clk_50     ;
;  FL_ADDR[0]    ; main_clk_50 ; 3.968 ; 4.069 ; Rise       ; main_clk_50     ;
;  FL_ADDR[1]    ; main_clk_50 ; 3.874 ; 3.967 ; Rise       ; main_clk_50     ;
;  FL_ADDR[2]    ; main_clk_50 ; 3.851 ; 3.926 ; Rise       ; main_clk_50     ;
;  FL_ADDR[3]    ; main_clk_50 ; 4.074 ; 4.197 ; Rise       ; main_clk_50     ;
;  FL_ADDR[4]    ; main_clk_50 ; 3.841 ; 3.910 ; Rise       ; main_clk_50     ;
;  FL_ADDR[5]    ; main_clk_50 ; 3.868 ; 3.947 ; Rise       ; main_clk_50     ;
;  FL_ADDR[6]    ; main_clk_50 ; 3.853 ; 3.931 ; Rise       ; main_clk_50     ;
;  FL_ADDR[7]    ; main_clk_50 ; 4.619 ; 4.727 ; Rise       ; main_clk_50     ;
;  FL_ADDR[8]    ; main_clk_50 ; 3.610 ; 3.658 ; Rise       ; main_clk_50     ;
;  FL_ADDR[9]    ; main_clk_50 ; 3.607 ; 3.660 ; Rise       ; main_clk_50     ;
;  FL_ADDR[10]   ; main_clk_50 ; 3.965 ; 4.078 ; Rise       ; main_clk_50     ;
;  FL_ADDR[11]   ; main_clk_50 ; 4.086 ; 4.183 ; Rise       ; main_clk_50     ;
;  FL_ADDR[12]   ; main_clk_50 ; 4.023 ; 4.136 ; Rise       ; main_clk_50     ;
;  FL_ADDR[13]   ; main_clk_50 ; 4.146 ; 4.271 ; Rise       ; main_clk_50     ;
;  FL_ADDR[14]   ; main_clk_50 ; 3.917 ; 4.024 ; Rise       ; main_clk_50     ;
;  FL_ADDR[15]   ; main_clk_50 ; 5.314 ; 5.513 ; Rise       ; main_clk_50     ;
;  FL_ADDR[16]   ; main_clk_50 ; 3.809 ; 3.898 ; Rise       ; main_clk_50     ;
;  FL_ADDR[17]   ; main_clk_50 ; 3.867 ; 3.962 ; Rise       ; main_clk_50     ;
;  FL_ADDR[18]   ; main_clk_50 ; 3.594 ; 3.642 ; Rise       ; main_clk_50     ;
;  FL_ADDR[19]   ; main_clk_50 ; 3.704 ; 3.762 ; Rise       ; main_clk_50     ;
;  FL_ADDR[20]   ; main_clk_50 ; 3.874 ; 3.961 ; Rise       ; main_clk_50     ;
;  FL_ADDR[21]   ; main_clk_50 ; 4.255 ; 4.399 ; Rise       ; main_clk_50     ;
;  FL_ADDR[22]   ; main_clk_50 ; 3.841 ; 3.915 ; Rise       ; main_clk_50     ;
; HEX0[*]        ; main_clk_50 ; 5.560 ; 5.876 ; Rise       ; main_clk_50     ;
;  HEX0[0]       ; main_clk_50 ; 5.768 ; 6.077 ; Rise       ; main_clk_50     ;
;  HEX0[1]       ; main_clk_50 ; 6.843 ; 6.911 ; Rise       ; main_clk_50     ;
;  HEX0[2]       ; main_clk_50 ; 6.871 ; 7.055 ; Rise       ; main_clk_50     ;
;  HEX0[3]       ; main_clk_50 ; 5.560 ; 5.876 ; Rise       ; main_clk_50     ;
;  HEX0[4]       ; main_clk_50 ; 5.698 ; 5.953 ; Rise       ; main_clk_50     ;
;  HEX0[5]       ; main_clk_50 ; 6.803 ; 7.019 ; Rise       ; main_clk_50     ;
;  HEX0[6]       ; main_clk_50 ; 6.160 ; 5.981 ; Rise       ; main_clk_50     ;
; HEX1[*]        ; main_clk_50 ; 6.010 ; 6.094 ; Rise       ; main_clk_50     ;
;  HEX1[0]       ; main_clk_50 ; 6.010 ; 6.094 ; Rise       ; main_clk_50     ;
;  HEX1[1]       ; main_clk_50 ; 6.173 ; 6.300 ; Rise       ; main_clk_50     ;
;  HEX1[2]       ; main_clk_50 ; 6.705 ; 6.913 ; Rise       ; main_clk_50     ;
;  HEX1[3]       ; main_clk_50 ; 6.292 ; 6.162 ; Rise       ; main_clk_50     ;
;  HEX1[4]       ; main_clk_50 ; 6.224 ; 6.357 ; Rise       ; main_clk_50     ;
;  HEX1[5]       ; main_clk_50 ; 7.730 ; 7.976 ; Rise       ; main_clk_50     ;
;  HEX1[6]       ; main_clk_50 ; 7.203 ; 7.034 ; Rise       ; main_clk_50     ;
; HEX2[*]        ; main_clk_50 ; 5.285 ; 5.313 ; Rise       ; main_clk_50     ;
;  HEX2[0]       ; main_clk_50 ; 5.464 ; 5.680 ; Rise       ; main_clk_50     ;
;  HEX2[1]       ; main_clk_50 ; 6.258 ; 6.550 ; Rise       ; main_clk_50     ;
;  HEX2[2]       ; main_clk_50 ; 6.215 ; 6.529 ; Rise       ; main_clk_50     ;
;  HEX2[3]       ; main_clk_50 ; 5.285 ; 5.506 ; Rise       ; main_clk_50     ;
;  HEX2[4]       ; main_clk_50 ; 5.715 ; 6.036 ; Rise       ; main_clk_50     ;
;  HEX2[5]       ; main_clk_50 ; 6.007 ; 6.375 ; Rise       ; main_clk_50     ;
;  HEX2[6]       ; main_clk_50 ; 5.537 ; 5.313 ; Rise       ; main_clk_50     ;
; HEX3[*]        ; main_clk_50 ; 5.255 ; 5.475 ; Rise       ; main_clk_50     ;
;  HEX3[0]       ; main_clk_50 ; 5.369 ; 5.616 ; Rise       ; main_clk_50     ;
;  HEX3[3]       ; main_clk_50 ; 5.255 ; 5.475 ; Rise       ; main_clk_50     ;
;  HEX3[4]       ; main_clk_50 ; 5.302 ; 5.522 ; Rise       ; main_clk_50     ;
;  HEX3[5]       ; main_clk_50 ; 5.302 ; 5.522 ; Rise       ; main_clk_50     ;
; HEX4[*]        ; main_clk_50 ; 4.630 ; 4.827 ; Rise       ; main_clk_50     ;
;  HEX4[0]       ; main_clk_50 ; 4.630 ; 4.827 ; Rise       ; main_clk_50     ;
;  HEX4[1]       ; main_clk_50 ; 5.546 ; 5.821 ; Rise       ; main_clk_50     ;
;  HEX4[2]       ; main_clk_50 ; 4.827 ; 4.936 ; Rise       ; main_clk_50     ;
;  HEX4[3]       ; main_clk_50 ; 5.388 ; 5.637 ; Rise       ; main_clk_50     ;
;  HEX4[4]       ; main_clk_50 ; 5.587 ; 5.882 ; Rise       ; main_clk_50     ;
;  HEX4[5]       ; main_clk_50 ; 4.836 ; 5.103 ; Rise       ; main_clk_50     ;
;  HEX4[6]       ; main_clk_50 ; 5.769 ; 5.521 ; Rise       ; main_clk_50     ;
; HEX5[*]        ; main_clk_50 ; 4.529 ; 4.672 ; Rise       ; main_clk_50     ;
;  HEX5[0]       ; main_clk_50 ; 5.297 ; 5.558 ; Rise       ; main_clk_50     ;
;  HEX5[1]       ; main_clk_50 ; 5.733 ; 6.044 ; Rise       ; main_clk_50     ;
;  HEX5[2]       ; main_clk_50 ; 6.180 ; 6.503 ; Rise       ; main_clk_50     ;
;  HEX5[3]       ; main_clk_50 ; 4.529 ; 4.672 ; Rise       ; main_clk_50     ;
;  HEX5[4]       ; main_clk_50 ; 5.066 ; 5.319 ; Rise       ; main_clk_50     ;
;  HEX5[5]       ; main_clk_50 ; 5.482 ; 5.727 ; Rise       ; main_clk_50     ;
;  HEX5[6]       ; main_clk_50 ; 5.254 ; 5.052 ; Rise       ; main_clk_50     ;
; HEX6[*]        ; main_clk_50 ; 4.851 ; 4.848 ; Rise       ; main_clk_50     ;
;  HEX6[0]       ; main_clk_50 ; 5.181 ; 5.449 ; Rise       ; main_clk_50     ;
;  HEX6[1]       ; main_clk_50 ; 4.953 ; 5.115 ; Rise       ; main_clk_50     ;
;  HEX6[2]       ; main_clk_50 ; 5.319 ; 5.573 ; Rise       ; main_clk_50     ;
;  HEX6[3]       ; main_clk_50 ; 5.322 ; 5.539 ; Rise       ; main_clk_50     ;
;  HEX6[4]       ; main_clk_50 ; 4.851 ; 4.969 ; Rise       ; main_clk_50     ;
;  HEX6[5]       ; main_clk_50 ; 5.886 ; 6.114 ; Rise       ; main_clk_50     ;
;  HEX6[6]       ; main_clk_50 ; 5.051 ; 4.848 ; Rise       ; main_clk_50     ;
; HEX7[*]        ; main_clk_50 ; 4.571 ; 4.762 ; Rise       ; main_clk_50     ;
;  HEX7[0]       ; main_clk_50 ; 4.645 ; 4.810 ; Rise       ; main_clk_50     ;
;  HEX7[1]       ; main_clk_50 ; 4.571 ; 4.762 ; Rise       ; main_clk_50     ;
;  HEX7[2]       ; main_clk_50 ; 4.761 ; 4.957 ; Rise       ; main_clk_50     ;
;  HEX7[3]       ; main_clk_50 ; 4.708 ; 4.882 ; Rise       ; main_clk_50     ;
;  HEX7[4]       ; main_clk_50 ; 4.885 ; 4.983 ; Rise       ; main_clk_50     ;
;  HEX7[5]       ; main_clk_50 ; 4.977 ; 5.122 ; Rise       ; main_clk_50     ;
;  HEX7[6]       ; main_clk_50 ; 5.083 ; 4.862 ; Rise       ; main_clk_50     ;
; I2C_SCLK       ; main_clk_50 ; 4.409 ; 4.556 ; Rise       ; main_clk_50     ;
; I2C_SDAT       ; main_clk_50 ; 4.615 ; 4.763 ; Rise       ; main_clk_50     ;
; OTG_ADDR[*]    ; main_clk_50 ; 4.908 ; 5.136 ; Rise       ; main_clk_50     ;
;  OTG_ADDR[0]   ; main_clk_50 ; 6.585 ; 7.001 ; Rise       ; main_clk_50     ;
;  OTG_ADDR[1]   ; main_clk_50 ; 4.908 ; 5.136 ; Rise       ; main_clk_50     ;
; OTG_CS_N       ; main_clk_50 ; 5.556 ; 5.892 ; Rise       ; main_clk_50     ;
; OTG_DATA[*]    ; main_clk_50 ; 3.936 ; 4.067 ; Rise       ; main_clk_50     ;
;  OTG_DATA[0]   ; main_clk_50 ; 4.391 ; 4.580 ; Rise       ; main_clk_50     ;
;  OTG_DATA[1]   ; main_clk_50 ; 4.487 ; 4.699 ; Rise       ; main_clk_50     ;
;  OTG_DATA[2]   ; main_clk_50 ; 3.944 ; 4.067 ; Rise       ; main_clk_50     ;
;  OTG_DATA[3]   ; main_clk_50 ; 4.574 ; 4.795 ; Rise       ; main_clk_50     ;
;  OTG_DATA[4]   ; main_clk_50 ; 4.213 ; 4.407 ; Rise       ; main_clk_50     ;
;  OTG_DATA[5]   ; main_clk_50 ; 4.698 ; 4.928 ; Rise       ; main_clk_50     ;
;  OTG_DATA[6]   ; main_clk_50 ; 4.419 ; 4.605 ; Rise       ; main_clk_50     ;
;  OTG_DATA[7]   ; main_clk_50 ; 4.902 ; 5.151 ; Rise       ; main_clk_50     ;
;  OTG_DATA[8]   ; main_clk_50 ; 4.350 ; 4.542 ; Rise       ; main_clk_50     ;
;  OTG_DATA[9]   ; main_clk_50 ; 4.369 ; 4.556 ; Rise       ; main_clk_50     ;
;  OTG_DATA[10]  ; main_clk_50 ; 4.052 ; 4.203 ; Rise       ; main_clk_50     ;
;  OTG_DATA[11]  ; main_clk_50 ; 3.936 ; 4.077 ; Rise       ; main_clk_50     ;
;  OTG_DATA[12]  ; main_clk_50 ; 4.399 ; 4.582 ; Rise       ; main_clk_50     ;
;  OTG_DATA[13]  ; main_clk_50 ; 4.356 ; 4.553 ; Rise       ; main_clk_50     ;
;  OTG_DATA[14]  ; main_clk_50 ; 4.554 ; 4.764 ; Rise       ; main_clk_50     ;
;  OTG_DATA[15]  ; main_clk_50 ; 4.191 ; 4.364 ; Rise       ; main_clk_50     ;
; OTG_RD_N       ; main_clk_50 ; 4.957 ; 5.186 ; Rise       ; main_clk_50     ;
; OTG_RST_N      ; main_clk_50 ; 5.023 ; 5.271 ; Rise       ; main_clk_50     ;
; OTG_WR_N       ; main_clk_50 ; 5.007 ; 5.273 ; Rise       ; main_clk_50     ;
; SRAM_ADDR[*]   ; main_clk_50 ; 4.379 ; 4.493 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[0]  ; main_clk_50 ; 5.305 ; 5.597 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[1]  ; main_clk_50 ; 5.094 ; 5.354 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[2]  ; main_clk_50 ; 4.957 ; 5.404 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[3]  ; main_clk_50 ; 4.639 ; 4.864 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[4]  ; main_clk_50 ; 4.379 ; 4.493 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[5]  ; main_clk_50 ; 5.440 ; 5.729 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[6]  ; main_clk_50 ; 4.837 ; 5.015 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[7]  ; main_clk_50 ; 5.599 ; 5.902 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[8]  ; main_clk_50 ; 5.704 ; 6.046 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[9]  ; main_clk_50 ; 6.211 ; 6.530 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[10] ; main_clk_50 ; 6.001 ; 6.363 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[11] ; main_clk_50 ; 5.076 ; 5.299 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[12] ; main_clk_50 ; 5.817 ; 6.100 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[13] ; main_clk_50 ; 4.953 ; 5.143 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[14] ; main_clk_50 ; 4.799 ; 5.013 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[15] ; main_clk_50 ; 6.292 ; 6.614 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[16] ; main_clk_50 ; 4.589 ; 4.736 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[17] ; main_clk_50 ; 5.678 ; 5.984 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[18] ; main_clk_50 ; 5.598 ; 5.868 ; Rise       ; main_clk_50     ;
;  SRAM_ADDR[19] ; main_clk_50 ; 5.674 ; 5.892 ; Rise       ; main_clk_50     ;
; VGA_B[*]       ; main_clk_50 ; 3.202 ; 3.305 ; Rise       ; main_clk_50     ;
;  VGA_B[3]      ; main_clk_50 ; 3.862 ; 4.038 ; Rise       ; main_clk_50     ;
;  VGA_B[4]      ; main_clk_50 ; 3.388 ; 3.500 ; Rise       ; main_clk_50     ;
;  VGA_B[5]      ; main_clk_50 ; 4.022 ; 4.206 ; Rise       ; main_clk_50     ;
;  VGA_B[6]      ; main_clk_50 ; 3.924 ; 4.137 ; Rise       ; main_clk_50     ;
;  VGA_B[7]      ; main_clk_50 ; 3.202 ; 3.305 ; Rise       ; main_clk_50     ;
; VGA_BLANK_N    ; main_clk_50 ; 3.686 ; 3.978 ; Rise       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 1.723 ; 2.166 ; Rise       ; main_clk_50     ;
; VGA_G[*]       ; main_clk_50 ; 3.459 ; 3.603 ; Rise       ; main_clk_50     ;
;  VGA_G[2]      ; main_clk_50 ; 4.820 ; 5.111 ; Rise       ; main_clk_50     ;
;  VGA_G[3]      ; main_clk_50 ; 3.711 ; 3.885 ; Rise       ; main_clk_50     ;
;  VGA_G[4]      ; main_clk_50 ; 4.457 ; 4.713 ; Rise       ; main_clk_50     ;
;  VGA_G[5]      ; main_clk_50 ; 4.829 ; 5.111 ; Rise       ; main_clk_50     ;
;  VGA_G[6]      ; main_clk_50 ; 3.459 ; 3.603 ; Rise       ; main_clk_50     ;
;  VGA_G[7]      ; main_clk_50 ; 4.493 ; 4.769 ; Rise       ; main_clk_50     ;
; VGA_HS         ; main_clk_50 ; 3.648 ; 3.912 ; Rise       ; main_clk_50     ;
; VGA_R[*]       ; main_clk_50 ; 3.542 ; 3.699 ; Rise       ; main_clk_50     ;
;  VGA_R[3]      ; main_clk_50 ; 4.145 ; 4.382 ; Rise       ; main_clk_50     ;
;  VGA_R[4]      ; main_clk_50 ; 4.345 ; 4.581 ; Rise       ; main_clk_50     ;
;  VGA_R[5]      ; main_clk_50 ; 3.542 ; 3.699 ; Rise       ; main_clk_50     ;
;  VGA_R[6]      ; main_clk_50 ; 4.079 ; 4.331 ; Rise       ; main_clk_50     ;
;  VGA_R[7]      ; main_clk_50 ; 4.044 ; 4.249 ; Rise       ; main_clk_50     ;
; VGA_VS         ; main_clk_50 ; 3.671 ; 3.882 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.180 ; 0.444 ; Fall       ; main_clk_50     ;
; VGA_CLK        ; main_clk_50 ; 1.723 ; 2.166 ; Fall       ; main_clk_50     ;
+----------------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WR_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_INT                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCDAT              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCLRCK             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_DACLRCK             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_BCLK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_CE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_UB_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_OE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; AUD_DACDAT          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; I2C_SDAT            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_WE_N             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_RST_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_WP_N             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_CE_N             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_OE_N             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; AUD_DACDAT          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_WE_N             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_RST_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_WP_N             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_CE_N             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_OE_N             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_LB_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; AUD_DACDAT          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AUD_XCK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; I2C_SCLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; FL_ADDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; FL_ADDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_WE_N             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_RST_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_WP_N             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_CE_N             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_OE_N             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------+
; Setup Transfers                                                                             ;
+---------------------+---------------------+--------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1525         ; 0          ; 32       ; 2        ;
; main_clk_50         ; altera_reserved_tck ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; main_clk_50         ; false path   ; false path ; 0        ; 0        ;
; main_clk_50         ; main_clk_50         ; > 2147483647 ; 0          ; 0        ; 0        ;
+---------------------+---------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------+
; Hold Transfers                                                                              ;
+---------------------+---------------------+--------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1525         ; 0          ; 32       ; 2        ;
; main_clk_50         ; altera_reserved_tck ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; main_clk_50         ; false path   ; false path ; 0        ; 0        ;
; main_clk_50         ; main_clk_50         ; > 2147483647 ; 0          ; 0        ; 0        ;
+---------------------+---------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 67       ; 0        ; 3        ; 0        ;
; main_clk_50         ; main_clk_50         ; 1610     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 67       ; 0        ; 3        ; 0        ;
; main_clk_50         ; main_clk_50         ; 1610     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 1     ; 1     ;
; Unconstrained Input Ports       ; 75    ; 75    ;
; Unconstrained Input Port Paths  ; 84    ; 84    ;
; Unconstrained Output Ports      ; 198   ; 198   ;
; Unconstrained Output Port Paths ; 13591 ; 13591 ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Fri May 11 11:13:32 2018
Info: Command: quartus_sta lab8 -c lab8
Info: qsta_default_script.tcl version: #11
Warning (20013): Ignored assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'lab8.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at lab8.sdc(50): m_lab7_soc|sdram_pll|sd1|pll7|inclk[0] could not be matched with a pin
Warning (332174): Ignored filter at lab8.sdc(50): m_lab7_soc|sdram_pll|sd1|pll7|clk[0] could not be matched with a pin
Critical Warning (332049): Ignored create_generated_clock at lab8.sdc(50): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]} -source [get_pins {m_lab7_soc|sdram_pll|sd1|pll7|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock {main_clk_50} [get_pins {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 
Warning (332049): Ignored create_generated_clock at lab8.sdc(50): Argument -source is an empty collection
Warning (332174): Ignored filter at lab8.sdc(51): m_lab7_soc|sdram_pll|sd1|pll7|clk[1] could not be matched with a pin
Critical Warning (332049): Ignored create_generated_clock at lab8.sdc(51): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {m_lab7_soc|sdram_pll|sd1|pll7|clk[1]} -source [get_pins {m_lab7_soc|sdram_pll|sd1|pll7|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock {main_clk_50} [get_pins {m_lab7_soc|sdram_pll|sd1|pll7|clk[1]}] 
Warning (332049): Ignored create_generated_clock at lab8.sdc(51): Argument -source is an empty collection
Warning (332174): Ignored filter at lab8.sdc(70): m_lab7_soc|sdram_pll|sd1|pll7|clk[0] could not be matched with a clock
Warning (332049): Ignored set_input_delay at lab8.sdc(70): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[0]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(71): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[0]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(72): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[1]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(73): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[1]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(74): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[2]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(75): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[2]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(76): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[3]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(77): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[3]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(78): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[4]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(79): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[4]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(80): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[5]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(81): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[5]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(82): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[6]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(83): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[6]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(84): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[7]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(85): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[7]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(86): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[8]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(87): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[8]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(88): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[9]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(89): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[9]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(90): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[10]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(91): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[10]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(92): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[11]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(93): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[11]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(94): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[12]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(95): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[12]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(96): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[13]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(97): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[13]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(98): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[14]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(99): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[14]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(100): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[15]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(101): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[15]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(102): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[16]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(103): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[16]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(104): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[17]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(105): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[17]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(106): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[18]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(107): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[18]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(108): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[19]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(109): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[19]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(110): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[20]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(111): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[20]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(112): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[21]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(113): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[21]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(114): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[22]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(115): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[22]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(116): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[23]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(117): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[23]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(118): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[24]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(119): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[24]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(120): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[25]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(121): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[25]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(122): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[26]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(123): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[26]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(124): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[27]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(125): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[27]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(126): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[28]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(127): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[28]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(128): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[29]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(129): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[29]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(130): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[30]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(131): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[30]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(132): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[31]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(133): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[31]}]
Warning (332174): Ignored filter at lab8.sdc(149): SW[0] could not be matched with a port
Warning (332049): Ignored set_input_delay at lab8.sdc(149): Argument <targets> is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {SW[0]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(150): Argument <targets> is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {SW[0]}]
Warning (332174): Ignored filter at lab8.sdc(151): SW[1] could not be matched with a port
Warning (332049): Ignored set_input_delay at lab8.sdc(151): Argument <targets> is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {SW[1]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(152): Argument <targets> is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {SW[1]}]
Warning (332174): Ignored filter at lab8.sdc(153): SW[2] could not be matched with a port
Warning (332049): Ignored set_input_delay at lab8.sdc(153): Argument <targets> is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {SW[2]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(154): Argument <targets> is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {SW[2]}]
Warning (332174): Ignored filter at lab8.sdc(155): SW[3] could not be matched with a port
Warning (332049): Ignored set_input_delay at lab8.sdc(155): Argument <targets> is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {SW[3]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(156): Argument <targets> is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {SW[3]}]
Warning (332174): Ignored filter at lab8.sdc(157): SW[4] could not be matched with a port
Warning (332049): Ignored set_input_delay at lab8.sdc(157): Argument <targets> is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {SW[4]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(158): Argument <targets> is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {SW[4]}]
Warning (332174): Ignored filter at lab8.sdc(159): SW[5] could not be matched with a port
Warning (332049): Ignored set_input_delay at lab8.sdc(159): Argument <targets> is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {SW[5]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(160): Argument <targets> is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {SW[5]}]
Warning (332174): Ignored filter at lab8.sdc(161): SW[6] could not be matched with a port
Warning (332049): Ignored set_input_delay at lab8.sdc(161): Argument <targets> is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {SW[6]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(162): Argument <targets> is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {SW[6]}]
Warning (332174): Ignored filter at lab8.sdc(163): SW[7] could not be matched with a port
Warning (332049): Ignored set_input_delay at lab8.sdc(163): Argument <targets> is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}]  3.000 [get_ports {SW[7]}]
Warning (332049): Ignored set_input_delay at lab8.sdc(164): Argument <targets> is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}]  2.000 [get_ports {SW[7]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(170): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[0]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(171): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[1]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(172): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[2]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(173): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[3]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(174): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[4]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(175): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[5]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(176): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[6]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(177): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[7]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(178): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[8]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(179): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[9]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(180): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[10]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(181): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[11]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(182): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[12]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(183): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_BA[0]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(184): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_BA[1]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(185): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_CAS_N}]
Warning (332049): Ignored set_output_delay at lab8.sdc(186): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_CKE}]
Warning (332049): Ignored set_output_delay at lab8.sdc(187): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_CS_N}]
Warning (332049): Ignored set_output_delay at lab8.sdc(188): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQM[0]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(189): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQM[1]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(190): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQM[2]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(191): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQM[3]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(192): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[0]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(193): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[1]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(194): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[2]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(195): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[3]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(196): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[4]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(197): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[5]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(198): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[6]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(199): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[7]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(200): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[8]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(201): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[9]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(202): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[10]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(203): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[11]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(204): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[12]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(205): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[13]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(206): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[14]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(207): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[15]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(208): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[16]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(209): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[17]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(210): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[18]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(211): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[19]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(212): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[20]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(213): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[21]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(214): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[22]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(215): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[23]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(216): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[24]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(217): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[25]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(218): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[26]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(219): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[27]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(220): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[28]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(221): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[29]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(222): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[30]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(223): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[31]}]
Warning (332049): Ignored set_output_delay at lab8.sdc(224): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_RAS_N}]
Warning (332049): Ignored set_output_delay at lab8.sdc(225): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_WE_N}]
Warning (332049): Ignored set_output_delay at lab8.sdc(226): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_CLK}]
Warning (332174): Ignored filter at lab8.sdc(230): LEDG[3] could not be matched with a port
Warning (332049): Ignored set_output_delay at lab8.sdc(230): Argument <targets> is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[3]}]
Warning (332174): Ignored filter at lab8.sdc(231): LEDG[4] could not be matched with a port
Warning (332049): Ignored set_output_delay at lab8.sdc(231): Argument <targets> is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[4]}]
Warning (332174): Ignored filter at lab8.sdc(232): LEDG[5] could not be matched with a port
Warning (332049): Ignored set_output_delay at lab8.sdc(232): Argument <targets> is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[5]}]
Warning (332174): Ignored filter at lab8.sdc(233): LEDG[6] could not be matched with a port
Warning (332049): Ignored set_output_delay at lab8.sdc(233): Argument <targets> is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[6]}]
Warning (332174): Ignored filter at lab8.sdc(234): LEDG[7] could not be matched with a port
Warning (332049): Ignored set_output_delay at lab8.sdc(234): Argument <targets> is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {main_clk_50}]  2.000 [get_ports {LEDG[7]}]
Warning (332174): Ignored filter at lab8.sdc(253): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg* could not be matched with a keeper
Warning (332174): Ignored filter at lab8.sdc(253): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr* could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab8.sdc(253): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}]
Warning (332049): Ignored set_false_path at lab8.sdc(253): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab8.sdc(254): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch could not be matched with a keeper
Warning (332174): Ignored filter at lab8.sdc(254): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33] could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab8.sdc(254): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33]}]
Warning (332049): Ignored set_false_path at lab8.sdc(254): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab8.sdc(255): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready could not be matched with a keeper
Warning (332174): Ignored filter at lab8.sdc(255): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0] could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab8.sdc(255): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0]}]
Warning (332049): Ignored set_false_path at lab8.sdc(255): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab8.sdc(256): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error could not be matched with a keeper
Warning (332174): Ignored filter at lab8.sdc(256): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34] could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab8.sdc(256): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34]}]
Warning (332049): Ignored set_false_path at lab8.sdc(256): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab8.sdc(257): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg* could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab8.sdc(257): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}]
Warning (332049): Ignored set_false_path at lab8.sdc(257): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab8.sdc(258): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo* could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab8.sdc(258): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo*}]
Warning (332049): Ignored set_false_path at lab8.sdc(258): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab8.sdc(259): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir* could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab8.sdc(259): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir*}]
Warning (332174): Ignored filter at lab8.sdc(260): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab8.sdc(260): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go}]
Info (332104): Reading SDC File: 'lab8_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.sdc'
Warning (332060): Node: audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register audio_monitor:my_audio_machine|audio_interface:audioif|word_count[0] is being clocked by audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[9]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: my_lab8_soc|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: my_lab8_soc|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: my_lab8_soc|sram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.775
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.775             -13.742 main_clk_50 
    Info (332119):    46.571               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.386               0.000 main_clk_50 
    Info (332119):     0.402               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 12.938
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.938               0.000 main_clk_50 
    Info (332119):    47.964               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.046
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.046               0.000 main_clk_50 
    Info (332119):     1.139               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.625
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.625               0.000 main_clk_50 
    Info (332119):    49.633               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.438 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register audio_monitor:my_audio_machine|audio_interface:audioif|word_count[0] is being clocked by audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[9]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: my_lab8_soc|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: my_lab8_soc|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: my_lab8_soc|sram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 1.046
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.046               0.000 main_clk_50 
    Info (332119):    46.959               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 main_clk_50 
    Info (332119):     0.353               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.621
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.621               0.000 main_clk_50 
    Info (332119):    48.248               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.955
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.955               0.000 main_clk_50 
    Info (332119):     1.040               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.644
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.644               0.000 main_clk_50 
    Info (332119):    49.580               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 34.023 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register audio_monitor:my_audio_machine|audio_interface:audioif|word_count[0] is being clocked by audio_monitor:my_audio_machine|audio_interface:audioif|i2c_counter[9]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: my_lab8_soc|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: my_lab8_soc|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: my_lab8_soc|sram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 9.697
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.697               0.000 main_clk_50 
    Info (332119):    48.546               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.166
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.166               0.000 main_clk_50 
    Info (332119):     0.180               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.226
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.226               0.000 main_clk_50 
    Info (332119):    49.192               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.497
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.497               0.000 main_clk_50 
    Info (332119):     0.542               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.358               0.000 main_clk_50 
    Info (332119):    49.474               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 36.788 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 252 warnings
    Info: Peak virtual memory: 995 megabytes
    Info: Processing ended: Fri May 11 11:13:40 2018
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:09


