Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Sep 16 17:00:57 2020
| Host         : DESKTOP-DCEMUHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_rx_timing_summary_routed.rpt -pb hdmi_rx_timing_summary_routed.pb -rpx hdmi_rx_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_rx
| Device       : 7a35t-ftg256
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1684)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2705)
5. checking no_input_delay (31)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1684)
---------------------------
 There are 1664 register/latch pins with no clock driven by root clock pin: clk_27m (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_debounce_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: it6802_rst_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2705)
---------------------------------------------------
 There are 2705 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (31)
-------------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.626     -186.703                     39                 2103        0.041        0.000                      0                 2095       -0.246       -1.239                       9                  1171  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
pclk                                                                                        {0.000 3.333}        6.667           149.992         
sys_pll_i/inst/clk_in1                                                                      {0.000 3.367}        6.734           148.500         
  clk_out1_sys_pll                                                                          {0.000 3.367}        6.734           148.500         
  clk_out2_sys_pll                                                                          {0.000 0.673}        1.347           742.501         
  clkfbout_sys_pll                                                                          {0.000 3.367}        6.734           148.500         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.065        0.000                      0                  933        0.099        0.000                      0                  933       15.370        0.000                       0                   487  
pclk                                                                                              0.885        0.000                      0                  853        0.041        0.000                      0                  853        2.479        0.000                       0                   530  
sys_pll_i/inst/clk_in1                                                                                                                                                                                                                        1.367        0.000                       0                     1  
  clk_out1_sys_pll                                                                                2.628        0.000                      0                  170        0.167        0.000                      0                  170        2.867        0.000                       0                   140  
  clk_out2_sys_pll                                                                                                                                                                                                                           -0.246       -1.239                       9                    10  
  clkfbout_sys_pll                                                                                                                                                                                                                            5.142        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pclk              clk_out1_sys_pll       -5.626     -186.703                     39                   39        0.618        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.538        0.000                      0                  100        0.188        0.000                      0                  100  
**default**                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                   31.976        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.065ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 1.526ns (26.159%)  route 4.307ns (73.841%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 35.636 - 33.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.350     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.348     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.538     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X30Y90         LUT4 (Prop_lut4_I1_O)        0.255     5.109 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.842     5.951    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X31Y91         LUT6 (Prop_lut6_I1_O)        0.283     6.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.087     7.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y91         LUT5 (Prop_lut5_I1_O)        0.105     7.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.840     8.696    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y92         LUT3 (Prop_lut3_I1_O)        0.105     8.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.801    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.244    35.636    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.232    35.868    
                         clock uncertainty           -0.035    35.833    
    SLICE_X37Y92         FDRE (Setup_fdre_C_D)        0.033    35.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         35.866    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                 27.065    

Slack (MET) :             27.266ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 1.526ns (27.098%)  route 4.105ns (72.902%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 35.636 - 33.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.350     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.348     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.538     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X30Y90         LUT4 (Prop_lut4_I1_O)        0.255     5.109 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.842     5.951    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X31Y91         LUT6 (Prop_lut6_I1_O)        0.283     6.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.087     7.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y91         LUT5 (Prop_lut5_I1_O)        0.105     7.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.638     8.494    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y92         LUT3 (Prop_lut3_I1_O)        0.105     8.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.244    35.636    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.232    35.868    
                         clock uncertainty           -0.035    35.833    
    SLICE_X37Y92         FDRE (Setup_fdre_C_D)        0.032    35.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         35.865    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                 27.266    

Slack (MET) :             27.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 1.526ns (27.495%)  route 4.024ns (72.505%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.632ns = ( 35.632 - 33.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.350     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.348     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.538     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X30Y90         LUT4 (Prop_lut4_I1_O)        0.255     5.109 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.842     5.951    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X31Y91         LUT6 (Prop_lut6_I1_O)        0.283     6.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.087     7.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y91         LUT5 (Prop_lut5_I1_O)        0.105     7.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.557     8.413    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I2_O)        0.105     8.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X35Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.240    35.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.335    35.968    
                         clock uncertainty           -0.035    35.932    
    SLICE_X35Y91         FDRE (Setup_fdre_C_D)        0.032    35.964    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         35.964    
                         arrival time                          -8.518    
  -------------------------------------------------------------------
                         slack                                 27.447    

Slack (MET) :             27.484ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 1.526ns (28.199%)  route 3.885ns (71.801%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 35.636 - 33.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.350     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.348     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.538     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X30Y90         LUT4 (Prop_lut4_I1_O)        0.255     5.109 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.842     5.951    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X31Y91         LUT6 (Prop_lut6_I1_O)        0.283     6.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.087     7.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y91         LUT5 (Prop_lut5_I1_O)        0.105     7.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.418     8.274    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y92         LUT3 (Prop_lut3_I1_O)        0.105     8.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X36Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.244    35.636    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.232    35.868    
                         clock uncertainty           -0.035    35.833    
    SLICE_X36Y92         FDRE (Setup_fdre_C_D)        0.030    35.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         35.863    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                 27.484    

Slack (MET) :             27.488ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.526ns (28.209%)  route 3.884ns (71.791%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 35.636 - 33.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.350     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.348     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.538     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X30Y90         LUT4 (Prop_lut4_I1_O)        0.255     5.109 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.842     5.951    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X31Y91         LUT6 (Prop_lut6_I1_O)        0.283     6.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.087     7.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y91         LUT5 (Prop_lut5_I1_O)        0.105     7.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.416     8.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y92         LUT3 (Prop_lut3_I1_O)        0.105     8.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X36Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.244    35.636    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.232    35.868    
                         clock uncertainty           -0.035    35.833    
    SLICE_X36Y92         FDRE (Setup_fdre_C_D)        0.032    35.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         35.865    
                         arrival time                          -8.377    
  -------------------------------------------------------------------
                         slack                                 27.488    

Slack (MET) :             27.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.405ns  (logic 1.526ns (28.231%)  route 3.879ns (71.769%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 35.636 - 33.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.350     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.348     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.538     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X30Y90         LUT4 (Prop_lut4_I1_O)        0.255     5.109 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.842     5.951    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X31Y91         LUT6 (Prop_lut6_I1_O)        0.283     6.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.087     7.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y91         LUT5 (Prop_lut5_I1_O)        0.105     7.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.412     8.268    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y92         LUT3 (Prop_lut3_I1_O)        0.105     8.373 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.244    35.636    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.232    35.868    
                         clock uncertainty           -0.035    35.833    
    SLICE_X37Y92         FDRE (Setup_fdre_C_D)        0.030    35.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         35.863    
                         arrival time                          -8.373    
  -------------------------------------------------------------------
                         slack                                 27.490    

Slack (MET) :             27.495ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 1.526ns (28.246%)  route 3.876ns (71.754%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 35.636 - 33.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.350     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.348     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.538     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X30Y90         LUT4 (Prop_lut4_I1_O)        0.255     5.109 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.842     5.951    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X31Y91         LUT6 (Prop_lut6_I1_O)        0.283     6.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     6.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.566    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.087     7.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X35Y91         LUT5 (Prop_lut5_I1_O)        0.105     7.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.409     8.265    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y92         LUT3 (Prop_lut3_I1_O)        0.105     8.370 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.370    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X37Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.244    35.636    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.232    35.868    
                         clock uncertainty           -0.035    35.833    
    SLICE_X37Y92         FDRE (Setup_fdre_C_D)        0.032    35.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         35.865    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                 27.495    

Slack (MET) :             27.860ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 0.853ns (18.354%)  route 3.794ns (81.646%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 35.633 - 33.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.353     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.433     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X38Y92         LUT6 (Prop_lut6_I3_O)        0.105     4.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.793     4.996    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y90         LUT5 (Prop_lut5_I3_O)        0.105     5.101 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.093     6.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X38Y88         LUT4 (Prop_lut4_I1_O)        0.105     6.299 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.518     6.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X37Y88         LUT5 (Prop_lut5_I4_O)        0.105     6.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.696     7.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.241    35.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.232    35.865    
                         clock uncertainty           -0.035    35.830    
    SLICE_X32Y87         FDRE (Setup_fdre_C_R)       -0.352    35.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.478    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                 27.860    

Slack (MET) :             27.860ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 0.853ns (18.354%)  route 3.794ns (81.646%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 35.633 - 33.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.353     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.433     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X38Y92         LUT6 (Prop_lut6_I3_O)        0.105     4.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.793     4.996    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y90         LUT5 (Prop_lut5_I3_O)        0.105     5.101 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.093     6.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X38Y88         LUT4 (Prop_lut4_I1_O)        0.105     6.299 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.518     6.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X37Y88         LUT5 (Prop_lut5_I4_O)        0.105     6.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.696     7.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.241    35.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.232    35.865    
                         clock uncertainty           -0.035    35.830    
    SLICE_X32Y87         FDRE (Setup_fdre_C_R)       -0.352    35.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         35.478    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                 27.860    

Slack (MET) :             27.860ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 0.853ns (18.354%)  route 3.794ns (81.646%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 35.633 - 33.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.353     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.433     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X38Y92         LUT6 (Prop_lut6_I3_O)        0.105     4.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.793     4.996    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y90         LUT5 (Prop_lut5_I3_O)        0.105     5.101 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.093     6.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X38Y88         LUT4 (Prop_lut4_I1_O)        0.105     6.299 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.518     6.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X37Y88         LUT5 (Prop_lut5_I4_O)        0.105     6.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.696     7.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.241    35.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.232    35.865    
                         clock uncertainty           -0.035    35.830    
    SLICE_X32Y87         FDRE (Setup_fdre_C_R)       -0.352    35.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         35.478    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                 27.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.685%)  route 0.182ns (56.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.557     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X36Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.141     1.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/Q
                         net (fo=4, routed)           0.182     1.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.824     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                         clock pessimism             -0.124     1.570    
    SLICE_X33Y85         FDRE (Hold_fdre_C_CE)       -0.039     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.685%)  route 0.182ns (56.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.557     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X36Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.141     1.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/Q
                         net (fo=4, routed)           0.182     1.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.824     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                         clock pessimism             -0.124     1.570    
    SLICE_X33Y85         FDRE (Hold_fdre_C_CE)       -0.039     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.685%)  route 0.182ns (56.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.557     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X36Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.141     1.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/Q
                         net (fo=4, routed)           0.182     1.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.824     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C
                         clock pessimism             -0.124     1.570    
    SLICE_X33Y85         FDRE (Hold_fdre_C_CE)       -0.039     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.405%)  route 0.123ns (46.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.556     1.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.141     1.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.123     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X46Y82         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.823     1.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.374     1.319    
    SLICE_X46Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.950%)  route 0.120ns (46.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.556     1.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.141     1.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.120     1.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X46Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.822     1.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.373     1.319    
    SLICE_X46Y81         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.557     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X43Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141     1.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/Q
                         net (fo=2, routed)           0.055     1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[17]
    SLICE_X43Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.826     1.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X43Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
                         clock pessimism             -0.388     1.307    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.076     1.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.558     1.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X43Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.141     1.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.055     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[1]
    SLICE_X43Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.827     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X43Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
                         clock pessimism             -0.388     1.308    
    SLICE_X43Y87         FDRE (Hold_fdre_C_D)         0.075     1.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.550     1.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y77         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDPE (Prop_fdpe_C_Q)         0.141     1.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X35Y77         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.815     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y77         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.385     1.300    
    SLICE_X35Y77         FDPE (Hold_fdpe_C_D)         0.075     1.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.559     1.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/Q
                         net (fo=2, routed)           0.055     1.505    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]
    SLICE_X35Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.827     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                         clock pessimism             -0.388     1.309    
    SLICE_X35Y91         FDRE (Hold_fdre_C_D)         0.075     1.384    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.549     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X36Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDCE (Prop_fdce_C_Q)         0.141     1.440 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.058     1.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X36Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.814     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X36Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.385     1.299    
    SLICE_X36Y76         FDCE (Hold_fdce_C_D)         0.076     1.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y4  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDSE/C      n/a            1.000         33.000      32.000     SLICE_X35Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[23]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X35Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X35Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[25]/C
Min Period        n/a     FDSE/C      n/a            1.000         33.000      32.000     SLICE_X37Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[26]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[27]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y96   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y96   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X38Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y96   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X46Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack        0.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 y_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Rout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (pclk rise@6.667ns - pclk rise@0.000ns)
  Data Path Delay:        5.726ns  (logic 2.516ns (43.938%)  route 3.210ns (56.062%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 10.969 - 6.667 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.221 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.427     4.648    pclk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  y_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.379     5.027 f  y_cnt_reg[3]/Q
                         net (fo=6, routed)           0.619     5.646    y_cnt[3]
    SLICE_X61Y55         LUT6 (Prop_lut6_I1_O)        0.105     5.751 r  Bout[7]_i_58/O
                         net (fo=1, routed)           0.429     6.180    Bout[7]_i_58_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     6.637 r  Bout_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.637    Bout_reg[7]_i_27_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.737 r  Bout_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.737    Bout_reg[7]_i_11_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.868 r  Bout_reg[7]_i_6/CO[1]
                         net (fo=14, routed)          1.272     8.139    Bout_reg[7]_i_6_n_2
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.287     8.426 r  Bout[7]_i_10/O
                         net (fo=12, routed)          0.422     8.848    Bout[7]_i_10_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.267     9.115 r  Rout[3]_i_5/O
                         net (fo=1, routed)           0.470     9.585    Rout[3]_i_5_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528    10.113 r  Rout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.113    Rout_reg[3]_i_1_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    10.375 r  Rout_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.375    Rout[7]
    SLICE_X54Y70         FDRE                                         r  Rout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       6.667     6.667 r  
    N13                                               0.000     6.667 r  pclk (IN)
                         net (fo=0)                   0.000     6.667    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.604     9.652    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     9.729 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.240    10.969    pclk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  Rout_reg[7]/C
                         clock pessimism              0.225    11.194    
                         clock uncertainty           -0.035    11.159    
    SLICE_X54Y70         FDRE (Setup_fdre_C_D)        0.101    11.260    Rout_reg[7]
  -------------------------------------------------------------------
                         required time                         11.260    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 y_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Rout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (pclk rise@6.667ns - pclk rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 2.511ns (43.889%)  route 3.210ns (56.111%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 10.969 - 6.667 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.221 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.427     4.648    pclk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  y_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.379     5.027 f  y_cnt_reg[3]/Q
                         net (fo=6, routed)           0.619     5.646    y_cnt[3]
    SLICE_X61Y55         LUT6 (Prop_lut6_I1_O)        0.105     5.751 r  Bout[7]_i_58/O
                         net (fo=1, routed)           0.429     6.180    Bout[7]_i_58_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     6.637 r  Bout_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.637    Bout_reg[7]_i_27_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.737 r  Bout_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.737    Bout_reg[7]_i_11_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.868 r  Bout_reg[7]_i_6/CO[1]
                         net (fo=14, routed)          1.272     8.139    Bout_reg[7]_i_6_n_2
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.287     8.426 r  Bout[7]_i_10/O
                         net (fo=12, routed)          0.422     8.848    Bout[7]_i_10_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.267     9.115 r  Rout[3]_i_5/O
                         net (fo=1, routed)           0.470     9.585    Rout[3]_i_5_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528    10.113 r  Rout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.113    Rout_reg[3]_i_1_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.370 r  Rout_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.370    Rout[5]
    SLICE_X54Y70         FDRE                                         r  Rout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       6.667     6.667 r  
    N13                                               0.000     6.667 r  pclk (IN)
                         net (fo=0)                   0.000     6.667    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.604     9.652    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     9.729 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.240    10.969    pclk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  Rout_reg[5]/C
                         clock pessimism              0.225    11.194    
                         clock uncertainty           -0.035    11.159    
    SLICE_X54Y70         FDRE (Setup_fdre_C_D)        0.101    11.260    Rout_reg[5]
  -------------------------------------------------------------------
                         required time                         11.260    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 y_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Gout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (pclk rise@6.667ns - pclk rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 2.536ns (44.885%)  route 3.114ns (55.115%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.303ns = ( 10.970 - 6.667 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.221 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.427     4.648    pclk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  y_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.379     5.027 f  y_cnt_reg[3]/Q
                         net (fo=6, routed)           0.619     5.646    y_cnt[3]
    SLICE_X61Y55         LUT6 (Prop_lut6_I1_O)        0.105     5.751 r  Bout[7]_i_58/O
                         net (fo=1, routed)           0.429     6.180    Bout[7]_i_58_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     6.637 r  Bout_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.637    Bout_reg[7]_i_27_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.737 r  Bout_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.737    Bout_reg[7]_i_11_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.868 r  Bout_reg[7]_i_6/CO[1]
                         net (fo=14, routed)          1.272     8.139    Bout_reg[7]_i_6_n_2
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.287     8.426 r  Bout[7]_i_10/O
                         net (fo=12, routed)          0.451     8.877    Bout[7]_i_10_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I3_O)        0.267     9.144 r  Gout[3]_i_5/O
                         net (fo=1, routed)           0.344     9.488    Gout[3]_i_5_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    10.033 r  Gout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.033    Gout_reg[3]_i_1_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.298 r  Gout_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.298    Gout[5]
    SLICE_X57Y69         FDRE                                         r  Gout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       6.667     6.667 r  
    N13                                               0.000     6.667 r  pclk (IN)
                         net (fo=0)                   0.000     6.667    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.604     9.652    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     9.729 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.241    10.970    pclk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  Gout_reg[5]/C
                         clock pessimism              0.225    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X57Y69         FDRE (Setup_fdre_C_D)        0.059    11.219    Gout_reg[5]
  -------------------------------------------------------------------
                         required time                         11.219    
                         arrival time                         -10.298    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 y_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Gout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (pclk rise@6.667ns - pclk rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 2.531ns (44.836%)  route 3.114ns (55.164%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.303ns = ( 10.970 - 6.667 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.221 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.427     4.648    pclk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  y_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.379     5.027 f  y_cnt_reg[3]/Q
                         net (fo=6, routed)           0.619     5.646    y_cnt[3]
    SLICE_X61Y55         LUT6 (Prop_lut6_I1_O)        0.105     5.751 r  Bout[7]_i_58/O
                         net (fo=1, routed)           0.429     6.180    Bout[7]_i_58_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     6.637 r  Bout_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.637    Bout_reg[7]_i_27_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.737 r  Bout_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.737    Bout_reg[7]_i_11_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.868 r  Bout_reg[7]_i_6/CO[1]
                         net (fo=14, routed)          1.272     8.139    Bout_reg[7]_i_6_n_2
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.287     8.426 r  Bout[7]_i_10/O
                         net (fo=12, routed)          0.451     8.877    Bout[7]_i_10_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I3_O)        0.267     9.144 r  Gout[3]_i_5/O
                         net (fo=1, routed)           0.344     9.488    Gout[3]_i_5_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    10.033 r  Gout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.033    Gout_reg[3]_i_1_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.293 r  Gout_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.293    Gout[7]
    SLICE_X57Y69         FDRE                                         r  Gout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       6.667     6.667 r  
    N13                                               0.000     6.667 r  pclk (IN)
                         net (fo=0)                   0.000     6.667    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.604     9.652    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     9.729 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.241    10.970    pclk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  Gout_reg[7]/C
                         clock pessimism              0.225    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X57Y69         FDRE (Setup_fdre_C_D)        0.059    11.219    Gout_reg[7]
  -------------------------------------------------------------------
                         required time                         11.219    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 y_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Rout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (pclk rise@6.667ns - pclk rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 2.453ns (43.314%)  route 3.210ns (56.686%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 10.969 - 6.667 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.221 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.427     4.648    pclk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  y_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.379     5.027 f  y_cnt_reg[3]/Q
                         net (fo=6, routed)           0.619     5.646    y_cnt[3]
    SLICE_X61Y55         LUT6 (Prop_lut6_I1_O)        0.105     5.751 r  Bout[7]_i_58/O
                         net (fo=1, routed)           0.429     6.180    Bout[7]_i_58_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     6.637 r  Bout_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.637    Bout_reg[7]_i_27_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.737 r  Bout_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.737    Bout_reg[7]_i_11_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.868 r  Bout_reg[7]_i_6/CO[1]
                         net (fo=14, routed)          1.272     8.139    Bout_reg[7]_i_6_n_2
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.287     8.426 r  Bout[7]_i_10/O
                         net (fo=12, routed)          0.422     8.848    Bout[7]_i_10_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.267     9.115 r  Rout[3]_i_5/O
                         net (fo=1, routed)           0.470     9.585    Rout[3]_i_5_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528    10.113 r  Rout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.113    Rout_reg[3]_i_1_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    10.312 r  Rout_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.312    Rout[6]
    SLICE_X54Y70         FDRE                                         r  Rout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       6.667     6.667 r  
    N13                                               0.000     6.667 r  pclk (IN)
                         net (fo=0)                   0.000     6.667    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.604     9.652    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     9.729 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.240    10.969    pclk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  Rout_reg[6]/C
                         clock pessimism              0.225    11.194    
                         clock uncertainty           -0.035    11.159    
    SLICE_X54Y70         FDRE (Setup_fdre_C_D)        0.101    11.260    Rout_reg[6]
  -------------------------------------------------------------------
                         required time                         11.260    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 y_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Rout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (pclk rise@6.667ns - pclk rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 2.432ns (43.103%)  route 3.210ns (56.897%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 10.969 - 6.667 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.221 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.427     4.648    pclk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  y_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.379     5.027 f  y_cnt_reg[3]/Q
                         net (fo=6, routed)           0.619     5.646    y_cnt[3]
    SLICE_X61Y55         LUT6 (Prop_lut6_I1_O)        0.105     5.751 r  Bout[7]_i_58/O
                         net (fo=1, routed)           0.429     6.180    Bout[7]_i_58_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     6.637 r  Bout_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.637    Bout_reg[7]_i_27_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.737 r  Bout_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.737    Bout_reg[7]_i_11_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.868 r  Bout_reg[7]_i_6/CO[1]
                         net (fo=14, routed)          1.272     8.139    Bout_reg[7]_i_6_n_2
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.287     8.426 r  Bout[7]_i_10/O
                         net (fo=12, routed)          0.422     8.848    Bout[7]_i_10_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.267     9.115 r  Rout[3]_i_5/O
                         net (fo=1, routed)           0.470     9.585    Rout[3]_i_5_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528    10.113 r  Rout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.113    Rout_reg[3]_i_1_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.291 r  Rout_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.291    Rout[4]
    SLICE_X54Y70         FDRE                                         r  Rout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       6.667     6.667 r  
    N13                                               0.000     6.667 r  pclk (IN)
                         net (fo=0)                   0.000     6.667    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.604     9.652    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     9.729 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.240    10.969    pclk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  Rout_reg[4]/C
                         clock pessimism              0.225    11.194    
                         clock uncertainty           -0.035    11.159    
    SLICE_X54Y70         FDRE (Setup_fdre_C_D)        0.101    11.260    Rout_reg[4]
  -------------------------------------------------------------------
                         required time                         11.260    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 y_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Gout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (pclk rise@6.667ns - pclk rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 2.471ns (44.243%)  route 3.114ns (55.757%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.303ns = ( 10.970 - 6.667 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.221 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.427     4.648    pclk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  y_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.379     5.027 f  y_cnt_reg[3]/Q
                         net (fo=6, routed)           0.619     5.646    y_cnt[3]
    SLICE_X61Y55         LUT6 (Prop_lut6_I1_O)        0.105     5.751 r  Bout[7]_i_58/O
                         net (fo=1, routed)           0.429     6.180    Bout[7]_i_58_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     6.637 r  Bout_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.637    Bout_reg[7]_i_27_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.737 r  Bout_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.737    Bout_reg[7]_i_11_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.868 r  Bout_reg[7]_i_6/CO[1]
                         net (fo=14, routed)          1.272     8.139    Bout_reg[7]_i_6_n_2
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.287     8.426 r  Bout[7]_i_10/O
                         net (fo=12, routed)          0.451     8.877    Bout[7]_i_10_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I3_O)        0.267     9.144 r  Gout[3]_i_5/O
                         net (fo=1, routed)           0.344     9.488    Gout[3]_i_5_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    10.033 r  Gout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.033    Gout_reg[3]_i_1_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.233 r  Gout_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.233    Gout[6]
    SLICE_X57Y69         FDRE                                         r  Gout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       6.667     6.667 r  
    N13                                               0.000     6.667 r  pclk (IN)
                         net (fo=0)                   0.000     6.667    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.604     9.652    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     9.729 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.241    10.970    pclk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  Gout_reg[6]/C
                         clock pessimism              0.225    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X57Y69         FDRE (Setup_fdre_C_D)        0.059    11.219    Gout_reg[6]
  -------------------------------------------------------------------
                         required time                         11.219    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 y_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Gout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (pclk rise@6.667ns - pclk rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 2.452ns (44.053%)  route 3.114ns (55.947%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.303ns = ( 10.970 - 6.667 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.221 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.427     4.648    pclk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  y_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.379     5.027 f  y_cnt_reg[3]/Q
                         net (fo=6, routed)           0.619     5.646    y_cnt[3]
    SLICE_X61Y55         LUT6 (Prop_lut6_I1_O)        0.105     5.751 r  Bout[7]_i_58/O
                         net (fo=1, routed)           0.429     6.180    Bout[7]_i_58_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     6.637 r  Bout_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.637    Bout_reg[7]_i_27_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.737 r  Bout_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.737    Bout_reg[7]_i_11_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.868 r  Bout_reg[7]_i_6/CO[1]
                         net (fo=14, routed)          1.272     8.139    Bout_reg[7]_i_6_n_2
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.287     8.426 r  Bout[7]_i_10/O
                         net (fo=12, routed)          0.451     8.877    Bout[7]_i_10_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I3_O)        0.267     9.144 r  Gout[3]_i_5/O
                         net (fo=1, routed)           0.344     9.488    Gout[3]_i_5_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    10.033 r  Gout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.033    Gout_reg[3]_i_1_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    10.214 r  Gout_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.214    Gout[4]
    SLICE_X57Y69         FDRE                                         r  Gout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       6.667     6.667 r  
    N13                                               0.000     6.667 r  pclk (IN)
                         net (fo=0)                   0.000     6.667    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.604     9.652    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     9.729 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.241    10.970    pclk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  Gout_reg[4]/C
                         clock pessimism              0.225    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X57Y69         FDRE (Setup_fdre_C_D)        0.059    11.219    Gout_reg[4]
  -------------------------------------------------------------------
                         required time                         11.219    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 y_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Rout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (pclk rise@6.667ns - pclk rise@0.000ns)
  Data Path Delay:        5.546ns  (logic 2.336ns (42.119%)  route 3.210ns (57.881%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.303ns = ( 10.970 - 6.667 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.221 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.427     4.648    pclk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  y_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.379     5.027 f  y_cnt_reg[3]/Q
                         net (fo=6, routed)           0.619     5.646    y_cnt[3]
    SLICE_X61Y55         LUT6 (Prop_lut6_I1_O)        0.105     5.751 r  Bout[7]_i_58/O
                         net (fo=1, routed)           0.429     6.180    Bout[7]_i_58_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     6.637 r  Bout_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.637    Bout_reg[7]_i_27_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.737 r  Bout_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.737    Bout_reg[7]_i_11_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.868 r  Bout_reg[7]_i_6/CO[1]
                         net (fo=14, routed)          1.272     8.139    Bout_reg[7]_i_6_n_2
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.287     8.426 r  Bout[7]_i_10/O
                         net (fo=12, routed)          0.422     8.848    Bout[7]_i_10_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.267     9.115 r  Rout[3]_i_5/O
                         net (fo=1, routed)           0.470     9.585    Rout[3]_i_5_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.610    10.195 r  Rout_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.195    Rout[3]
    SLICE_X54Y69         FDRE                                         r  Rout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       6.667     6.667 r  
    N13                                               0.000     6.667 r  pclk (IN)
                         net (fo=0)                   0.000     6.667    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.604     9.652    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     9.729 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.241    10.970    pclk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  Rout_reg[3]/C
                         clock pessimism              0.225    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X54Y69         FDRE (Setup_fdre_C_D)        0.101    11.261    Rout_reg[3]
  -------------------------------------------------------------------
                         required time                         11.261    
                         arrival time                         -10.195    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 y_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            Rout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (pclk rise@6.667ns - pclk rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 2.283ns (41.560%)  route 3.210ns (58.440%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.303ns = ( 10.970 - 6.667 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     3.221 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.427     4.648    pclk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  y_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.379     5.027 f  y_cnt_reg[3]/Q
                         net (fo=6, routed)           0.619     5.646    y_cnt[3]
    SLICE_X61Y55         LUT6 (Prop_lut6_I1_O)        0.105     5.751 r  Bout[7]_i_58/O
                         net (fo=1, routed)           0.429     6.180    Bout[7]_i_58_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     6.637 r  Bout_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.637    Bout_reg[7]_i_27_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.737 r  Bout_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.737    Bout_reg[7]_i_11_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.868 r  Bout_reg[7]_i_6/CO[1]
                         net (fo=14, routed)          1.272     8.139    Bout_reg[7]_i_6_n_2
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.287     8.426 r  Bout[7]_i_10/O
                         net (fo=12, routed)          0.422     8.848    Bout[7]_i_10_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.267     9.115 r  Rout[3]_i_5/O
                         net (fo=1, routed)           0.470     9.585    Rout[3]_i_5_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.557    10.142 r  Rout_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.142    Rout[2]
    SLICE_X54Y69         FDRE                                         r  Rout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       6.667     6.667 r  
    N13                                               0.000     6.667 r  pclk (IN)
                         net (fo=0)                   0.000     6.667    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.604     9.652    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     9.729 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.241    10.970    pclk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  Rout_reg[2]/C
                         clock pessimism              0.225    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X54Y69         FDRE (Setup_fdre_C_D)        0.101    11.261    Rout_reg[2]
  -------------------------------------------------------------------
                         required time                         11.261    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  1.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ila/inst/ila_core_inst/shifted_data_in_reg[8][11]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.164ns (25.533%)  route 0.478ns (74.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.561     1.505    u_ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y62         FDRE                                         r  u_ila/inst/ila_core_inst/shifted_data_in_reg[8][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  u_ila/inst/ila_core_inst/shifted_data_in_reg[8][11]/Q
                         net (fo=2, routed)           0.478     2.147    u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[7]
    RAMB36_X0Y11         RAMB36E1                                     r  u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.871     2.061    u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X0Y11         RAMB36E1                                     r  u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.251     1.810    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     2.106    u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_ila/inst/ila_core_inst/shifted_data_in_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.030%)  route 0.304ns (64.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.563     1.507    u_ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y58         FDRE                                         r  u_ila/inst/ila_core_inst/shifted_data_in_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  u_ila/inst/ila_core_inst/shifted_data_in_reg[8][2]/Q
                         net (fo=1, routed)           0.304     1.975    u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[2]
    RAMB36_X1Y10         RAMB36E1                                     r  u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.872     2.062    u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X1Y10         RAMB36E1                                     r  u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.480     1.582    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.878    u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ila/inst/ila_core_inst/shifted_data_in_reg[8][18]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.953%)  route 0.319ns (66.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.559     1.503    u_ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y66         FDRE                                         r  u_ila/inst/ila_core_inst/shifted_data_in_reg[8][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  u_ila/inst/ila_core_inst/shifted_data_in_reg[8][18]/Q
                         net (fo=2, routed)           0.319     1.986    u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[5]
    RAMB36_X1Y11         RAMB36E1                                     r  u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.871     2.061    u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X1Y11         RAMB36E1                                     r  u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.480     1.581    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.877    u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.141ns (23.605%)  route 0.456ns (76.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.559     1.503    u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X36Y60         FDRE                                         r  u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/Q
                         net (fo=7, routed)           0.456     2.100    u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[1]
    RAMB36_X0Y12         RAMB36E1                                     r  u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.867     2.057    u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X0Y12         RAMB36E1                                     r  u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.251     1.806    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.989    u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_ila/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/dout_pulse_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_ila/inst/ila_core_inst/u_ila_reset_ctrl/halt_out_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.664%)  route 0.063ns (25.336%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.555     1.499    u_ila/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/DESIGN_CLK_I
    SLICE_X31Y67         FDRE                                         r  u_ila/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/dout_pulse_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  u_ila/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/dout_pulse_reg[1]/Q
                         net (fo=2, routed)           0.063     1.703    u_ila/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/Q[0]
    SLICE_X30Y67         LUT4 (Prop_lut4_I1_O)        0.045     1.748 r  u_ila/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/halt_out_i_1/O
                         net (fo=1, routed)           0.000     1.748    u_ila/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst_n_1
    SLICE_X30Y67         FDRE                                         r  u_ila/inst/ila_core_inst/u_ila_reset_ctrl/halt_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.821     2.011    u_ila/inst/ila_core_inst/u_ila_reset_ctrl/DESIGN_CLK_I
    SLICE_X30Y67         FDRE                                         r  u_ila/inst/ila_core_inst/u_ila_reset_ctrl/halt_out_reg/C
                         clock pessimism             -0.500     1.512    
    SLICE_X30Y67         FDRE (Hold_fdre_C_D)         0.121     1.633    u_ila/inst/ila_core_inst/u_ila_reset_ctrl/halt_out_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.557     1.501    u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X31Y63         FDRE                                         r  u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/Q
                         net (fo=1, routed)           0.055     1.697    u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[9]
    SLICE_X31Y63         FDRE                                         r  u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.824     2.014    u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X31Y63         FDRE                                         r  u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X31Y63         FDRE (Hold_fdre_C_D)         0.076     1.577    u_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ila/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_ila/inst/ila_core_inst/capture_qual_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.554     1.498    u_ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X35Y67         FDRE                                         r  u_ila/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  u_ila/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/Q
                         net (fo=1, routed)           0.055     1.694    u_ila/inst/ila_core_inst/capture_qual_ctrl_2[0]
    SLICE_X35Y67         FDRE                                         r  u_ila/inst/ila_core_inst/capture_qual_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.820     2.010    u_ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X35Y67         FDRE                                         r  u_ila/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X35Y67         FDRE (Hold_fdre_C_D)         0.075     1.573    u_ila/inst/ila_core_inst/capture_qual_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ila/inst/ila_core_inst/use_probe_debug_circuit_2_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_ila/inst/ila_core_inst/use_probe_debug_circuit_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.558     1.502    u_ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X49Y67         FDRE                                         r  u_ila/inst/ila_core_inst/use_probe_debug_circuit_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  u_ila/inst/ila_core_inst/use_probe_debug_circuit_2_reg/Q
                         net (fo=1, routed)           0.055     1.698    u_ila/inst/ila_core_inst/use_probe_debug_circuit_2
    SLICE_X49Y67         FDRE                                         r  u_ila/inst/ila_core_inst/use_probe_debug_circuit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.825     2.015    u_ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X49Y67         FDRE                                         r  u_ila/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                         clock pessimism             -0.514     1.502    
    SLICE_X49Y67         FDRE (Hold_fdre_C_D)         0.075     1.577    u_ila/inst/ila_core_inst/use_probe_debug_circuit_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ila/inst/ila_core_inst/debug_data_in_sync1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_ila/inst/ila_core_inst/debug_data_in_sync2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.560     1.504    u_ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X49Y65         FDRE                                         r  u_ila/inst/ila_core_inst/debug_data_in_sync1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  u_ila/inst/ila_core_inst/debug_data_in_sync1_reg[14]/Q
                         net (fo=1, routed)           0.055     1.700    u_ila/inst/ila_core_inst/debug_data_in_sync1[14]
    SLICE_X49Y65         FDRE                                         r  u_ila/inst/ila_core_inst/debug_data_in_sync2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.827     2.017    u_ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X49Y65         FDRE                                         r  u_ila/inst/ila_core_inst/debug_data_in_sync2_reg[14]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.075     1.579    u_ila/inst/ila_core_inst/debug_data_in_sync2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ila/inst/ila_core_inst/debug_data_in_sync1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_ila/inst/ila_core_inst/debug_data_in_sync2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.560     1.504    u_ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X53Y63         FDRE                                         r  u_ila/inst/ila_core_inst/debug_data_in_sync1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  u_ila/inst/ila_core_inst/debug_data_in_sync1_reg[4]/Q
                         net (fo=1, routed)           0.055     1.700    u_ila/inst/ila_core_inst/debug_data_in_sync1[4]
    SLICE_X53Y63         FDRE                                         r  u_ila/inst/ila_core_inst/debug_data_in_sync2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.829     2.019    u_ila/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X53Y63         FDRE                                         r  u_ila/inst/ila_core_inst/debug_data_in_sync2_reg[4]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X53Y63         FDRE (Hold_fdre_C_D)         0.075     1.579    u_ila/inst/ila_core_inst/debug_data_in_sync2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.667       4.497      RAMB36_X0Y12   u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.667       4.497      RAMB36_X1Y12   u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.667       4.497      RAMB36_X1Y13   u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.667       4.497      RAMB36_X0Y11   u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.667       4.497      RAMB36_X1Y11   u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.667       4.497      RAMB36_X1Y14   u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.667       4.497      RAMB36_X1Y10   u_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         6.667       5.075      BUFGCTRL_X0Y3  pclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         6.667       5.667      SLICE_X41Y75   u_ila/inst/ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.667       5.667      SLICE_X41Y75   u_ila/inst/ila_core_inst/u_ila_regs/s_dclk_flag_sync2_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.334       2.480      SLICE_X50Y67   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.334       2.480      SLICE_X50Y67   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.334       2.480      SLICE_X50Y67   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.334       2.480      SLICE_X50Y67   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.334       2.480      SLICE_X50Y67   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         3.334       2.480      SLICE_X50Y62   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         3.334       2.480      SLICE_X50Y62   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         3.334       2.480      SLICE_X50Y62   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         3.334       2.480      SLICE_X50Y62   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         3.334       2.480      SLICE_X50Y62   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.333       2.479      SLICE_X50Y66   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.333       2.479      SLICE_X50Y66   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.333       2.479      SLICE_X50Y66   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.333       2.479      SLICE_X50Y66   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.333       2.479      SLICE_X50Y66   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.333       2.479      SLICE_X50Y66   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.333       2.479      SLICE_X50Y66   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.333       2.479      SLICE_X50Y66   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.333       2.479      SLICE_X50Y58   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.333       2.479      SLICE_X50Y58   u_ila/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_pll_i/inst/clk_in1
  To Clock:  sys_pll_i/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_pll_i/inst/clk_in1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { sys_pll_i/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.734       93.266     MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         3.367       1.367      MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         3.367       1.367      MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         3.367       1.367      MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         3.367       1.367      MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_pll
  To Clock:  clk_out1_sys_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_sys_pll rise@6.734ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.799ns (19.629%)  route 3.271ns (80.371%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 8.044 - 6.734 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.389     1.389    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.415     1.415    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X61Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.379     1.794 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]/Q
                         net (fo=8, routed)           0.977     2.771    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg_n_0_[2]
    SLICE_X62Y65         LUT6 (Prop_lut6_I4_O)        0.105     2.876 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_8__1/O
                         net (fo=1, routed)           0.460     3.337    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_8__1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.105     3.442 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_3__1/O
                         net (fo=5, routed)           0.975     4.416    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_3__1_n_0
    SLICE_X63Y68         LUT3 (Prop_lut3_I0_O)        0.105     4.521 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_3/O
                         net (fo=9, routed)           0.860     5.381    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_3_n_0
    SLICE_X64Y67         LUT5 (Prop_lut5_I1_O)        0.105     5.486 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[1]_i_1/O
                         net (fo=1, routed)           0.000     5.486    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[1]_i_1_n_0
    SLICE_X64Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.285     8.019    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714     5.304 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     6.657    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.734 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.310     8.044    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X64Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]/C
                         clock pessimism              0.066     8.110    
                         clock uncertainty           -0.069     8.042    
    SLICE_X64Y67         FDRE (Setup_fdre_C_D)        0.072     8.114    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]
  -------------------------------------------------------------------
                         required time                          8.114    
                         arrival time                          -5.486    
  -------------------------------------------------------------------
                         slack                                  2.628    

Slack (MET) :             2.641ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_sys_pll rise@6.734ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.799ns (19.673%)  route 3.262ns (80.327%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 8.044 - 6.734 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.389     1.389    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.415     1.415    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X61Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.379     1.794 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]/Q
                         net (fo=8, routed)           0.977     2.771    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg_n_0_[2]
    SLICE_X62Y65         LUT6 (Prop_lut6_I4_O)        0.105     2.876 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_8__1/O
                         net (fo=1, routed)           0.460     3.337    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_8__1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.105     3.442 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_3__1/O
                         net (fo=5, routed)           0.975     4.416    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_3__1_n_0
    SLICE_X63Y68         LUT3 (Prop_lut3_I0_O)        0.105     4.521 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_3/O
                         net (fo=9, routed)           0.851     5.372    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_3_n_0
    SLICE_X64Y67         LUT5 (Prop_lut5_I1_O)        0.105     5.477 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[3]_i_1/O
                         net (fo=1, routed)           0.000     5.477    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[3]_i_1_n_0
    SLICE_X64Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.285     8.019    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714     5.304 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     6.657    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.734 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.310     8.044    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X64Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]/C
                         clock pessimism              0.066     8.110    
                         clock uncertainty           -0.069     8.042    
    SLICE_X64Y67         FDRE (Setup_fdre_C_D)        0.076     8.118    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -5.477    
  -------------------------------------------------------------------
                         slack                                  2.641    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_sys_pll rise@6.734ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.799ns (20.267%)  route 3.143ns (79.733%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 8.043 - 6.734 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.389     1.389    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.415     1.415    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X61Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.379     1.794 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]/Q
                         net (fo=8, routed)           0.977     2.771    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg_n_0_[2]
    SLICE_X62Y65         LUT6 (Prop_lut6_I4_O)        0.105     2.876 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_8__1/O
                         net (fo=1, routed)           0.460     3.337    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_8__1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.105     3.442 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_3__1/O
                         net (fo=5, routed)           0.975     4.416    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_3__1_n_0
    SLICE_X63Y68         LUT3 (Prop_lut3_I0_O)        0.105     4.521 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_3/O
                         net (fo=9, routed)           0.732     5.253    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_3_n_0
    SLICE_X64Y68         LUT5 (Prop_lut5_I1_O)        0.105     5.358 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[0]_i_1/O
                         net (fo=1, routed)           0.000     5.358    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[0]_i_1_n_0
    SLICE_X64Y68         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.285     8.019    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714     5.304 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     6.657    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.734 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.309     8.043    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X64Y68         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]/C
                         clock pessimism              0.066     8.109    
                         clock uncertainty           -0.069     8.041    
    SLICE_X64Y68         FDRE (Setup_fdre_C_D)        0.074     8.115    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]
  -------------------------------------------------------------------
                         required time                          8.115    
                         arrival time                          -5.358    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_sys_pll rise@6.734ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.799ns (20.308%)  route 3.135ns (79.692%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 8.043 - 6.734 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.389     1.389    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.415     1.415    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X61Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.379     1.794 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]/Q
                         net (fo=8, routed)           0.977     2.771    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg_n_0_[2]
    SLICE_X62Y65         LUT6 (Prop_lut6_I4_O)        0.105     2.876 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_8__1/O
                         net (fo=1, routed)           0.460     3.337    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_8__1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.105     3.442 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_3__1/O
                         net (fo=5, routed)           0.975     4.416    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_3__1_n_0
    SLICE_X63Y68         LUT3 (Prop_lut3_I0_O)        0.105     4.521 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_3/O
                         net (fo=9, routed)           0.724     5.245    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_3_n_0
    SLICE_X64Y68         LUT5 (Prop_lut5_I1_O)        0.105     5.350 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[7]_i_1/O
                         net (fo=1, routed)           0.000     5.350    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[7]_i_1_n_0
    SLICE_X64Y68         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.285     8.019    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714     5.304 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     6.657    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.734 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.309     8.043    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X64Y68         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7]/C
                         clock pessimism              0.066     8.109    
                         clock uncertainty           -0.069     8.041    
    SLICE_X64Y68         FDRE (Setup_fdre_C_D)        0.074     8.115    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7]
  -------------------------------------------------------------------
                         required time                          8.115    
                         arrival time                          -5.350    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.804ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_sys_pll rise@6.734ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.799ns (20.498%)  route 3.099ns (79.502%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 8.043 - 6.734 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.389     1.389    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.415     1.415    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X61Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.379     1.794 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]/Q
                         net (fo=8, routed)           0.977     2.771    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg_n_0_[2]
    SLICE_X62Y65         LUT6 (Prop_lut6_I4_O)        0.105     2.876 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_8__1/O
                         net (fo=1, routed)           0.460     3.337    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_8__1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.105     3.442 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_3__1/O
                         net (fo=5, routed)           0.975     4.416    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_3__1_n_0
    SLICE_X63Y68         LUT3 (Prop_lut3_I0_O)        0.105     4.521 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_3/O
                         net (fo=9, routed)           0.687     5.208    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_3_n_0
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.105     5.313 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[6]_i_1/O
                         net (fo=1, routed)           0.000     5.313    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[6]_i_1_n_0
    SLICE_X64Y68         FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.285     8.019    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714     5.304 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     6.657    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.734 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.309     8.043    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X64Y68         FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]/C
                         clock pessimism              0.066     8.109    
                         clock uncertainty           -0.069     8.041    
    SLICE_X64Y68         FDSE (Setup_fdse_C_D)        0.076     8.117    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]
  -------------------------------------------------------------------
                         required time                          8.117    
                         arrival time                          -5.313    
  -------------------------------------------------------------------
                         slack                                  2.804    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_sys_pll rise@6.734ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 1.096ns (28.129%)  route 2.800ns (71.871%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 8.044 - 6.734 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.389     1.389    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.353     1.353    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X57Y66         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.348     1.701 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]/Q
                         net (fo=19, routed)          1.006     2.707    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg_n_0_[0]
    SLICE_X60Y67         LUT5 (Prop_lut5_I2_O)        0.242     2.949 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[8]_i_1__1/O
                         net (fo=11, routed)          0.495     3.444    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[8]_i_1__1_n_0
    SLICE_X61Y67         LUT5 (Prop_lut5_I0_O)        0.126     3.570 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[3]_i_1__0/O
                         net (fo=2, routed)           0.430     4.001    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[3]_i_1__0_n_0
    SLICE_X60Y67         LUT5 (Prop_lut5_I0_O)        0.275     4.276 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[7]_i_1__0/O
                         net (fo=7, routed)           0.869     5.145    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[7]_i_1__0_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I3_O)        0.105     5.250 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[3]_i_1__1/O
                         net (fo=1, routed)           0.000     5.250    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[3]_i_1__1_n_0
    SLICE_X61Y66         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.285     8.019    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714     5.304 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     6.657    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.734 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.310     8.044    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X61Y66         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]/C
                         clock pessimism              0.066     8.110    
                         clock uncertainty           -0.069     8.042    
    SLICE_X61Y66         FDRE (Setup_fdre_C_D)        0.030     8.072    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          8.072    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.823ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_sys_pll rise@6.734ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.810ns (20.722%)  route 3.099ns (79.278%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 8.043 - 6.734 ) 
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.389     1.389    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.415     1.415    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X61Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.379     1.794 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]/Q
                         net (fo=8, routed)           0.977     2.771    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg_n_0_[2]
    SLICE_X62Y65         LUT6 (Prop_lut6_I4_O)        0.105     2.876 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_8__1/O
                         net (fo=1, routed)           0.460     3.337    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_8__1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.105     3.442 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_3__1/O
                         net (fo=5, routed)           0.975     4.416    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4]_i_3__1_n_0
    SLICE_X63Y68         LUT3 (Prop_lut3_I0_O)        0.105     4.521 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_3/O
                         net (fo=9, routed)           0.687     5.208    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_3_n_0
    SLICE_X64Y68         LUT4 (Prop_lut4_I0_O)        0.116     5.324 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_2/O
                         net (fo=1, routed)           0.000     5.324    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_2_n_0
    SLICE_X64Y68         FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.285     8.019    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714     5.304 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     6.657    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.734 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.309     8.043    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X64Y68         FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9]/C
                         clock pessimism              0.066     8.109    
                         clock uncertainty           -0.069     8.041    
    SLICE_X64Y68         FDSE (Setup_fdse_C_D)        0.106     8.147    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9]
  -------------------------------------------------------------------
                         required time                          8.147    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  2.823    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_sys_pll rise@6.734ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 1.096ns (28.129%)  route 2.800ns (71.871%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 8.044 - 6.734 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.389     1.389    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.353     1.353    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X57Y66         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.348     1.701 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]/Q
                         net (fo=19, routed)          1.006     2.707    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg_n_0_[0]
    SLICE_X60Y67         LUT5 (Prop_lut5_I2_O)        0.242     2.949 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[8]_i_1__1/O
                         net (fo=11, routed)          0.495     3.444    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[8]_i_1__1_n_0
    SLICE_X61Y67         LUT5 (Prop_lut5_I0_O)        0.126     3.570 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[3]_i_1__0/O
                         net (fo=2, routed)           0.430     4.001    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[3]_i_1__0_n_0
    SLICE_X60Y67         LUT5 (Prop_lut5_I0_O)        0.275     4.276 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[7]_i_1__0/O
                         net (fo=7, routed)           0.869     5.145    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[7]_i_1__0_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I2_O)        0.105     5.250 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.250    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[1]_i_1__0_n_0
    SLICE_X61Y66         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.285     8.019    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714     5.304 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     6.657    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.734 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.310     8.044    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X61Y66         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1]/C
                         clock pessimism              0.066     8.110    
                         clock uncertainty           -0.069     8.042    
    SLICE_X61Y66         FDRE (Setup_fdre_C_D)        0.032     8.074    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1]
  -------------------------------------------------------------------
                         required time                          8.074    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_sys_pll rise@6.734ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.853ns (22.095%)  route 3.008ns (77.905%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 8.035 - 6.734 ) 
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.389     1.389    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.344     1.344    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X54Y73         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.433     1.777 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0]/Q
                         net (fo=22, routed)          1.164     2.942    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg_n_0_[0]
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.105     3.047 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[3]_i_7/O
                         net (fo=1, routed)           0.660     3.707    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[3]_i_7_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.105     3.812 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[3]_i_5/O
                         net (fo=5, routed)           0.964     4.775    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[3]_i_5_n_0
    SLICE_X60Y75         LUT6 (Prop_lut6_I0_O)        0.105     4.880 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m[3]_i_2__1/O
                         net (fo=1, routed)           0.220     5.100    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m[3]_i_2__1_n_0
    SLICE_X60Y75         LUT6 (Prop_lut6_I5_O)        0.105     5.205 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m[3]_i_1__1/O
                         net (fo=1, routed)           0.000     5.205    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/int_n1_q_m[3]
    SLICE_X60Y75         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.285     8.019    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714     5.304 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     6.657    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.734 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.301     8.035    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X60Y75         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[3]/C
                         clock pessimism              0.066     8.101    
                         clock uncertainty           -0.069     8.033    
    SLICE_X60Y75         FDRE (Setup_fdre_C_D)        0.074     8.107    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -5.205    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_sys_pll rise@6.734ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.905ns (23.764%)  route 2.903ns (76.236%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 8.044 - 6.734 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.389     1.389    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.353     1.353    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X57Y66         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.348     1.701 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]/Q
                         net (fo=19, routed)          1.006     2.707    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg_n_0_[0]
    SLICE_X60Y67         LUT5 (Prop_lut5_I2_O)        0.242     2.949 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[8]_i_1__1/O
                         net (fo=11, routed)          0.766     3.715    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[8]_i_1__1_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I2_O)        0.105     3.820 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[3]_i_5__0/O
                         net (fo=6, routed)           0.817     4.637    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[3]_i_5__0_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.105     4.742 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m[3]_i_2__0/O
                         net (fo=1, routed)           0.314     5.057    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m[3]_i_2__0_n_0
    SLICE_X61Y66         LUT5 (Prop_lut5_I0_O)        0.105     5.162 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.162    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m[3]_i_1__0_n_0
    SLICE_X61Y66         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.285     8.019    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714     5.304 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     6.657    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.734 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.310     8.044    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X61Y66         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[3]/C
                         clock pessimism              0.066     8.110    
                         clock uncertainty           -0.069     8.042    
    SLICE_X61Y66         FDRE (Setup_fdre_C_D)        0.033     8.075    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          8.075    
                         arrival time                          -5.162    
  -------------------------------------------------------------------
                         slack                                  2.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.410%)  route 0.086ns (31.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.549     0.549    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.586     0.586    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X62Y68         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]/Q
                         net (fo=1, routed)           0.086     0.813    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg_n_0_[2]
    SLICE_X63Y68         LUT5 (Prop_lut5_I2_O)        0.045     0.858 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[2]_i_1/O
                         net (fo=1, routed)           0.000     0.858    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[2]_i_1_n_0
    SLICE_X63Y68         FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.854     0.854    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X63Y68         FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]/C
                         clock pessimism             -0.256     0.599    
    SLICE_X63Y68         FDSE (Hold_fdse_C_D)         0.092     0.691    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.361%)  route 0.115ns (33.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.549     0.549    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.586     0.586    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X61Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.128     0.714 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]/Q
                         net (fo=1, routed)           0.115     0.829    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg_n_0_[3]
    SLICE_X64Y67         LUT5 (Prop_lut5_I0_O)        0.099     0.928 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[3]_i_1/O
                         net (fo=1, routed)           0.000     0.928    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[3]_i_1_n_0
    SLICE_X64Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.855     0.855    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X64Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]/C
                         clock pessimism             -0.234     0.622    
    SLICE_X64Y67         FDRE (Hold_fdre_C_D)         0.121     0.743    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.708%)  route 0.136ns (42.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.549     0.549    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.586     0.586    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X62Y68         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]/Q
                         net (fo=1, routed)           0.136     0.863    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg_n_0_[7]
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.045     0.908 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[7]_i_1/O
                         net (fo=1, routed)           0.000     0.908    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[7]_i_1_n_0
    SLICE_X64Y68         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.854     0.854    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X64Y68         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7]/C
                         clock pessimism             -0.255     0.600    
    SLICE_X64Y68         FDRE (Hold_fdre_C_D)         0.121     0.721    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.797%)  route 0.160ns (46.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.549     0.549    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.580     0.580    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X59Y73         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[5]/Q
                         net (fo=1, routed)           0.160     0.880    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg_n_0_[5]
    SLICE_X64Y73         LUT4 (Prop_lut4_I3_O)        0.045     0.925 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.925    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d[5]_i_1__0_n_0
    SLICE_X64Y73         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.848     0.848    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X64Y73         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[5]/C
                         clock pessimism             -0.234     0.615    
    SLICE_X64Y73         FDRE (Hold_fdre_C_D)         0.120     0.735    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.665%)  route 0.137ns (49.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.549     0.549    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.583     0.583    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X63Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[8]/Q
                         net (fo=13, routed)          0.137     0.861    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/p_0_in
    SLICE_X65Y70         FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.852     0.852    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X65Y70         FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X65Y70         FDSE (Hold_fdse_C_D)         0.070     0.668    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.330%)  route 0.138ns (42.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.549     0.549    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.586     0.586    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X61Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]/Q
                         net (fo=8, routed)           0.138     0.865    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg_n_0_[2]
    SLICE_X62Y67         LUT6 (Prop_lut6_I2_O)        0.045     0.910 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.910    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t[2]
    SLICE_X62Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.855     0.855    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X62Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[2]/C
                         clock pessimism             -0.234     0.622    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.092     0.714    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.895%)  route 0.146ns (41.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.549     0.549    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.586     0.586    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X60Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.164     0.750 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]/Q
                         net (fo=1, routed)           0.146     0.896    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg_n_0_[1]
    SLICE_X64Y67         LUT5 (Prop_lut5_I0_O)        0.045     0.941 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[1]_i_1/O
                         net (fo=1, routed)           0.000     0.941    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[1]_i_1_n_0
    SLICE_X64Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.855     0.855    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X64Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]/C
                         clock pessimism             -0.234     0.622    
    SLICE_X64Y67         FDRE (Hold_fdre_C_D)         0.120     0.742    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.897%)  route 0.168ns (47.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.549     0.549    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.583     0.583    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X63Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[8]/Q
                         net (fo=13, routed)          0.168     0.892    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/p_0_in
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.048     0.940 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d[7]_i_1__1/O
                         net (fo=1, routed)           0.000     0.940    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d[7]_i_1__1_n_0
    SLICE_X64Y70         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.852     0.852    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X64Y70         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X64Y70         FDRE (Hold_fdre_C_D)         0.131     0.729    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.727%)  route 0.136ns (42.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.549     0.549    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.586     0.586    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X62Y68         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]/Q
                         net (fo=1, routed)           0.136     0.863    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg_n_0_[4]
    SLICE_X63Y68         LUT5 (Prop_lut5_I2_O)        0.045     0.908 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[4]_i_1/O
                         net (fo=1, routed)           0.000     0.908    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[4]_i_1_n_0
    SLICE_X63Y68         FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.854     0.854    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X63Y68         FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]/C
                         clock pessimism             -0.256     0.599    
    SLICE_X63Y68         FDSE (Hold_fdse_C_D)         0.091     0.690    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.549     0.549    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.583     0.583    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X63Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[8]/Q
                         net (fo=13, routed)          0.168     0.892    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/p_0_in
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.045     0.937 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.937    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d[0]_i_1__1_n_0
    SLICE_X64Y70         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.852     0.852    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X64Y70         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X64Y70         FDRE (Hold_fdre_C_D)         0.120     0.718    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_pll
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { sys_pll_i/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         6.734       5.142      BUFGCTRL_X0Y0    sys_pll_i/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.734       5.263      OLOGIC_X1Y74     u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.734       5.263      OLOGIC_X1Y73     u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.734       5.263      OLOGIC_X1Y68     u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.734       5.263      OLOGIC_X1Y67     u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.734       5.263      OLOGIC_X1Y70     u_HDMI/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.734       5.263      OLOGIC_X1Y69     u_HDMI/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.734       5.263      OLOGIC_X1Y72     u_HDMI/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.734       5.263      OLOGIC_X1Y71     u_HDMI/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X56Y65     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X56Y65     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X57Y65     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X57Y65     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X62Y72     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X63Y72     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X62Y74     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X62Y74     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X62Y74     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X62Y73     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X61Y66     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X61Y66     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X61Y66     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X61Y66     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X62Y68     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X62Y68     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X62Y68     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X62Y68     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X64Y68     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         3.367       2.867      SLICE_X63Y68     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_sys_pll
  To Clock:  clk_out2_sys_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.246ns,  Total Violation       -1.239ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_sys_pll
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { sys_pll_i/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         1.347       -0.246     BUFGCTRL_X0Y1    sys_pll_i/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y74     u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y73     u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y68     u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y67     u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y70     u_HDMI/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y69     u_HDMI/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y72     u_HDMI/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y71     u_HDMI/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.347       0.098      MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.347       212.013    MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_pll
  To Clock:  clkfbout_sys_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_pll
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { sys_pll_i/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         6.734       5.142      BUFGCTRL_X0Y6    sys_pll_i/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.734       93.266     MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  sys_pll_i/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  clk_out1_sys_pll

Setup :           39  Failing Endpoints,  Worst Slack       -5.626ns,  Total Violation     -186.703ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.618ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.626ns  (required time - arrival time)
  Source:                 r_dly3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (clk_out1_sys_pll rise@4693.598ns - pclk rise@4693.568ns)
  Data Path Delay:        2.183ns  (logic 0.853ns (39.069%)  route 1.330ns (60.931%))
  Logic Levels:           4  (LUT1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -3.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 4694.834 - 4693.598 ) 
    Source Clock Delay      (SCD):    4.564ns = ( 4698.132 - 4693.568 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    4693.568  4693.568 r  
    N13                                               0.000  4693.568 r  pclk (IN)
                         net (fo=0)                   0.000  4693.568    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447  4695.015 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693  4696.708    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081  4696.789 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.343  4698.132    pclk_IBUF_BUFG
    SLICE_X54Y74         FDRE                                         r  r_dly3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.433  4698.565 r  r_dly3_reg[6]/Q
                         net (fo=1, routed)           0.116  4698.682    r_dly3[6]
    SLICE_X55Y74         LUT1 (Prop_lut1_I0_O)        0.105  4698.787 r  r_dly3_inst__0/O
                         net (fo=8, routed)           0.484  4699.271    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/VGA_RGB[6]
    SLICE_X55Y74         LUT3 (Prop_lut3_I0_O)        0.105  4699.375 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[0]_i_2/O
                         net (fo=2, routed)           0.330  4699.706    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[0]_i_2_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I5_O)        0.105  4699.811 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[3]_i_2/O
                         net (fo=3, routed)           0.400  4700.210    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[3]_i_2_n_0
    SLICE_X57Y73         LUT3 (Prop_lut3_I0_O)        0.105  4700.315 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[1]_i_1/O
                         net (fo=1, routed)           0.000  4700.315    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/plusOp6_out[1]
    SLICE_X57Y73         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                   4693.598  4693.598 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  4693.598 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.285  4694.883    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714  4692.168 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352  4693.521    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4693.598 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.236  4694.834    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X57Y73         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]/C
                         clock pessimism              0.000  4694.834    
                         clock uncertainty           -0.177  4694.657    
    SLICE_X57Y73         FDRE (Setup_fdre_C_D)        0.033  4694.690    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1]
  -------------------------------------------------------------------
                         required time                       4694.690    
                         arrival time                       -4700.316    
  -------------------------------------------------------------------
                         slack                                 -5.626    

Slack (VIOLATED) :        -5.624ns  (required time - arrival time)
  Source:                 b_dly3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (clk_out1_sys_pll rise@4693.598ns - pclk rise@4693.568ns)
  Data Path Delay:        2.176ns  (logic 0.799ns (36.718%)  route 1.377ns (63.282%))
  Logic Levels:           4  (LUT1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -3.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 4694.842 - 4693.598 ) 
    Source Clock Delay      (SCD):    4.574ns = ( 4698.143 - 4693.568 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    4693.568  4693.568 r  
    N13                                               0.000  4693.568 r  pclk (IN)
                         net (fo=0)                   0.000  4693.568    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447  4695.015 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693  4696.708    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081  4696.789 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.353  4698.143    pclk_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  b_dly3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.379  4698.521 r  b_dly3_reg[4]/Q
                         net (fo=1, routed)           0.255  4698.777    b_dly3[4]
    SLICE_X56Y66         LUT1 (Prop_lut1_I0_O)        0.105  4698.882 r  b_dly3_inst__2/O
                         net (fo=8, routed)           0.406  4699.288    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_RGB[4]
    SLICE_X57Y67         LUT3 (Prop_lut3_I1_O)        0.105  4699.393 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[0]_i_2/O
                         net (fo=2, routed)           0.462  4699.855    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[0]_i_2_n_0
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.105  4699.960 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_2/O
                         net (fo=3, routed)           0.253  4700.213    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_2_n_0
    SLICE_X57Y65         LUT3 (Prop_lut3_I0_O)        0.105  4700.318 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[1]_i_1/O
                         net (fo=1, routed)           0.000  4700.318    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[1]_i_1_n_0
    SLICE_X57Y65         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                   4693.598  4693.598 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  4693.598 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.285  4694.883    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714  4692.168 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352  4693.521    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4693.598 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.244  4694.842    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X57Y65         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]/C
                         clock pessimism              0.000  4694.842    
                         clock uncertainty           -0.177  4694.665    
    SLICE_X57Y65         FDRE (Setup_fdre_C_D)        0.030  4694.695    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]
  -------------------------------------------------------------------
                         required time                       4694.695    
                         arrival time                       -4700.319    
  -------------------------------------------------------------------
                         slack                                 -5.624    

Slack (VIOLATED) :        -5.611ns  (required time - arrival time)
  Source:                 b_dly3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (clk_out1_sys_pll rise@4693.598ns - pclk rise@4693.568ns)
  Data Path Delay:        2.165ns  (logic 0.799ns (36.905%)  route 1.366ns (63.095%))
  Logic Levels:           4  (LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -3.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 4694.842 - 4693.598 ) 
    Source Clock Delay      (SCD):    4.574ns = ( 4698.143 - 4693.568 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    4693.568  4693.568 r  
    N13                                               0.000  4693.568 r  pclk (IN)
                         net (fo=0)                   0.000  4693.568    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447  4695.015 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693  4696.708    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081  4696.789 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.353  4698.143    pclk_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  b_dly3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.379  4698.521 r  b_dly3_reg[4]/Q
                         net (fo=1, routed)           0.255  4698.777    b_dly3[4]
    SLICE_X56Y66         LUT1 (Prop_lut1_I0_O)        0.105  4698.882 r  b_dly3_inst__2/O
                         net (fo=8, routed)           0.406  4699.288    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_RGB[4]
    SLICE_X57Y67         LUT3 (Prop_lut3_I1_O)        0.105  4699.393 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[0]_i_2/O
                         net (fo=2, routed)           0.462  4699.855    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[0]_i_2_n_0
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.105  4699.960 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_2/O
                         net (fo=3, routed)           0.242  4700.203    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_2_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.105  4700.308 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[2]_i_1/O
                         net (fo=1, routed)           0.000  4700.308    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[2]_i_1_n_0
    SLICE_X57Y65         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                   4693.598  4693.598 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  4693.598 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.285  4694.883    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714  4692.168 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352  4693.521    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4693.598 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.244  4694.842    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X57Y65         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]/C
                         clock pessimism              0.000  4694.842    
                         clock uncertainty           -0.177  4694.665    
    SLICE_X57Y65         FDRE (Setup_fdre_C_D)        0.032  4694.697    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]
  -------------------------------------------------------------------
                         required time                       4694.697    
                         arrival time                       -4700.307    
  -------------------------------------------------------------------
                         slack                                 -5.611    

Slack (VIOLATED) :        -5.591ns  (required time - arrival time)
  Source:                 b_dly3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (clk_out1_sys_pll rise@4693.598ns - pclk rise@4693.568ns)
  Data Path Delay:        2.186ns  (logic 0.799ns (36.550%)  route 1.387ns (63.450%))
  Logic Levels:           4  (LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -3.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 4694.841 - 4693.598 ) 
    Source Clock Delay      (SCD):    4.574ns = ( 4698.143 - 4693.568 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    4693.568  4693.568 r  
    N13                                               0.000  4693.568 r  pclk (IN)
                         net (fo=0)                   0.000  4693.568    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447  4695.015 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693  4696.708    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081  4696.789 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.353  4698.143    pclk_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  b_dly3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.379  4698.521 r  b_dly3_reg[4]/Q
                         net (fo=1, routed)           0.255  4698.777    b_dly3[4]
    SLICE_X56Y66         LUT1 (Prop_lut1_I0_O)        0.105  4698.882 r  b_dly3_inst__2/O
                         net (fo=8, routed)           0.406  4699.288    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_RGB[4]
    SLICE_X57Y67         LUT3 (Prop_lut3_I1_O)        0.105  4699.393 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[0]_i_2/O
                         net (fo=2, routed)           0.462  4699.855    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[0]_i_2_n_0
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.105  4699.960 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_2/O
                         net (fo=3, routed)           0.263  4700.224    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_2_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.105  4700.329 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_1/O
                         net (fo=1, routed)           0.000  4700.329    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3]_i_1_n_0
    SLICE_X56Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                   4693.598  4693.598 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  4693.598 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.285  4694.883    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714  4692.168 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352  4693.521    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4693.598 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.243  4694.841    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X56Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]/C
                         clock pessimism              0.000  4694.841    
                         clock uncertainty           -0.177  4694.664    
    SLICE_X56Y67         FDRE (Setup_fdre_C_D)        0.074  4694.738    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]
  -------------------------------------------------------------------
                         required time                       4694.738    
                         arrival time                       -4700.329    
  -------------------------------------------------------------------
                         slack                                 -5.591    

Slack (VIOLATED) :        -5.557ns  (required time - arrival time)
  Source:                 g_dly3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (clk_out1_sys_pll rise@4693.598ns - pclk rise@4693.568ns)
  Data Path Delay:        2.115ns  (logic 0.694ns (32.821%)  route 1.421ns (67.179%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 4694.902 - 4693.598 ) 
    Source Clock Delay      (SCD):    4.631ns = ( 4698.199 - 4693.568 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    4693.568  4693.568 r  
    N13                                               0.000  4693.568 r  pclk (IN)
                         net (fo=0)                   0.000  4693.568    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447  4695.015 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693  4696.708    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081  4696.789 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.410  4698.199    pclk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  g_dly3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.379  4698.578 r  g_dly3_reg[5]/Q
                         net (fo=1, routed)           0.244  4698.822    g_dly3[5]
    SLICE_X58Y72         LUT1 (Prop_lut1_I0_O)        0.105  4698.927 r  g_dly3_inst__1/O
                         net (fo=8, routed)           0.704  4699.631    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/VGA_RGB[5]
    SLICE_X58Y72         LUT5 (Prop_lut5_I2_O)        0.105  4699.736 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]_i_3/O
                         net (fo=3, routed)           0.472  4700.208    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]_i_3_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I1_O)        0.105  4700.313 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[2]_i_1/O
                         net (fo=1, routed)           0.000  4700.313    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[2]_i_1_n_0
    SLICE_X61Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                   4693.598  4693.598 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  4693.598 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.285  4694.883    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714  4692.168 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352  4693.521    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4693.598 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.304  4694.902    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X61Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]/C
                         clock pessimism              0.000  4694.902    
                         clock uncertainty           -0.177  4694.725    
    SLICE_X61Y72         FDRE (Setup_fdre_C_D)        0.032  4694.757    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]
  -------------------------------------------------------------------
                         required time                       4694.757    
                         arrival time                       -4700.314    
  -------------------------------------------------------------------
                         slack                                 -5.557    

Slack (VIOLATED) :        -5.527ns  (required time - arrival time)
  Source:                 g_dly3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (clk_out1_sys_pll rise@4693.598ns - pclk rise@4693.568ns)
  Data Path Delay:        2.129ns  (logic 0.694ns (32.605%)  route 1.435ns (67.395%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 4694.902 - 4693.598 ) 
    Source Clock Delay      (SCD):    4.631ns = ( 4698.199 - 4693.568 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    4693.568  4693.568 r  
    N13                                               0.000  4693.568 r  pclk (IN)
                         net (fo=0)                   0.000  4693.568    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447  4695.015 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693  4696.708    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081  4696.789 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.410  4698.199    pclk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  g_dly3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.379  4698.578 r  g_dly3_reg[5]/Q
                         net (fo=1, routed)           0.244  4698.822    g_dly3[5]
    SLICE_X58Y72         LUT1 (Prop_lut1_I0_O)        0.105  4698.927 r  g_dly3_inst__1/O
                         net (fo=8, routed)           0.704  4699.631    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/VGA_RGB[5]
    SLICE_X58Y72         LUT5 (Prop_lut5_I2_O)        0.105  4699.736 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]_i_3/O
                         net (fo=3, routed)           0.486  4700.223    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]_i_3_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I1_O)        0.105  4700.328 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]_i_1/O
                         net (fo=1, routed)           0.000  4700.328    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]_i_1_n_0
    SLICE_X60Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                   4693.598  4693.598 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  4693.598 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.285  4694.883    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714  4692.168 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352  4693.521    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4693.598 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.304  4694.902    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X60Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]/C
                         clock pessimism              0.000  4694.902    
                         clock uncertainty           -0.177  4694.725    
    SLICE_X60Y72         FDRE (Setup_fdre_C_D)        0.076  4694.801    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]
  -------------------------------------------------------------------
                         required time                       4694.801    
                         arrival time                       -4700.328    
  -------------------------------------------------------------------
                         slack                                 -5.527    

Slack (VIOLATED) :        -5.500ns  (required time - arrival time)
  Source:                 g_dly3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (clk_out1_sys_pll rise@4693.598ns - pclk rise@4693.568ns)
  Data Path Delay:        2.104ns  (logic 0.694ns (32.991%)  route 1.410ns (67.009%))
  Logic Levels:           3  (LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -3.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 4694.904 - 4693.598 ) 
    Source Clock Delay      (SCD):    4.631ns = ( 4698.199 - 4693.568 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    4693.568  4693.568 r  
    N13                                               0.000  4693.568 r  pclk (IN)
                         net (fo=0)                   0.000  4693.568    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447  4695.015 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693  4696.708    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081  4696.789 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.410  4698.199    pclk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  g_dly3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.379  4698.578 r  g_dly3_reg[5]/Q
                         net (fo=1, routed)           0.244  4698.822    g_dly3[5]
    SLICE_X58Y72         LUT1 (Prop_lut1_I0_O)        0.105  4698.927 r  g_dly3_inst__1/O
                         net (fo=8, routed)           0.704  4699.631    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/VGA_RGB[5]
    SLICE_X58Y72         LUT5 (Prop_lut5_I2_O)        0.105  4699.736 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]_i_3/O
                         net (fo=3, routed)           0.461  4700.198    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3]_i_3_n_0
    SLICE_X60Y70         LUT3 (Prop_lut3_I2_O)        0.105  4700.303 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[1]_i_1/O
                         net (fo=1, routed)           0.000  4700.303    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[1]_i_1_n_0
    SLICE_X60Y70         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                   4693.598  4693.598 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  4693.598 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.285  4694.883    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714  4692.168 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352  4693.521    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4693.598 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.306  4694.904    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X60Y70         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]/C
                         clock pessimism              0.000  4694.904    
                         clock uncertainty           -0.177  4694.727    
    SLICE_X60Y70         FDRE (Setup_fdre_C_D)        0.076  4694.803    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]
  -------------------------------------------------------------------
                         required time                       4694.803    
                         arrival time                       -4700.303    
  -------------------------------------------------------------------
                         slack                                 -5.500    

Slack (VIOLATED) :        -5.481ns  (required time - arrival time)
  Source:                 r_dly3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (clk_out1_sys_pll rise@4693.598ns - pclk rise@4693.568ns)
  Data Path Delay:        2.038ns  (logic 0.853ns (41.865%)  route 1.185ns (58.135%))
  Logic Levels:           4  (LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -3.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 4694.834 - 4693.598 ) 
    Source Clock Delay      (SCD):    4.564ns = ( 4698.132 - 4693.568 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    4693.568  4693.568 r  
    N13                                               0.000  4693.568 r  pclk (IN)
                         net (fo=0)                   0.000  4693.568    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447  4695.015 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693  4696.708    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081  4696.789 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.343  4698.132    pclk_IBUF_BUFG
    SLICE_X54Y74         FDRE                                         r  r_dly3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.433  4698.565 r  r_dly3_reg[6]/Q
                         net (fo=1, routed)           0.116  4698.682    r_dly3[6]
    SLICE_X55Y74         LUT1 (Prop_lut1_I0_O)        0.105  4698.787 r  r_dly3_inst__0/O
                         net (fo=8, routed)           0.484  4699.271    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/VGA_RGB[6]
    SLICE_X55Y74         LUT3 (Prop_lut3_I0_O)        0.105  4699.375 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[0]_i_2/O
                         net (fo=2, routed)           0.330  4699.706    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[0]_i_2_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I5_O)        0.105  4699.811 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[3]_i_2/O
                         net (fo=3, routed)           0.254  4700.065    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[3]_i_2_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.105  4700.170 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[3]_i_1/O
                         net (fo=1, routed)           0.000  4700.170    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/plusOp6_out[3]
    SLICE_X57Y73         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                   4693.598  4693.598 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  4693.598 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.285  4694.883    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714  4692.168 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352  4693.521    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4693.598 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.236  4694.834    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X57Y73         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]/C
                         clock pessimism              0.000  4694.834    
                         clock uncertainty           -0.177  4694.657    
    SLICE_X57Y73         FDRE (Setup_fdre_C_D)        0.032  4694.689    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]
  -------------------------------------------------------------------
                         required time                       4694.689    
                         arrival time                       -4700.170    
  -------------------------------------------------------------------
                         slack                                 -5.481    

Slack (VIOLATED) :        -5.454ns  (required time - arrival time)
  Source:                 r_dly3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (clk_out1_sys_pll rise@4693.598ns - pclk rise@4693.568ns)
  Data Path Delay:        2.051ns  (logic 0.853ns (41.600%)  route 1.198ns (58.400%))
  Logic Levels:           4  (LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -3.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 4694.834 - 4693.598 ) 
    Source Clock Delay      (SCD):    4.564ns = ( 4698.132 - 4693.568 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    4693.568  4693.568 r  
    N13                                               0.000  4693.568 r  pclk (IN)
                         net (fo=0)                   0.000  4693.568    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447  4695.015 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693  4696.708    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081  4696.789 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.343  4698.132    pclk_IBUF_BUFG
    SLICE_X54Y74         FDRE                                         r  r_dly3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.433  4698.565 r  r_dly3_reg[6]/Q
                         net (fo=1, routed)           0.116  4698.682    r_dly3[6]
    SLICE_X55Y74         LUT1 (Prop_lut1_I0_O)        0.105  4698.787 r  r_dly3_inst__0/O
                         net (fo=8, routed)           0.484  4699.271    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/VGA_RGB[6]
    SLICE_X55Y74         LUT3 (Prop_lut3_I0_O)        0.105  4699.375 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[0]_i_2/O
                         net (fo=2, routed)           0.330  4699.706    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[0]_i_2_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I5_O)        0.105  4699.811 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[3]_i_2/O
                         net (fo=3, routed)           0.267  4700.078    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[3]_i_2_n_0
    SLICE_X56Y73         LUT6 (Prop_lut6_I0_O)        0.105  4700.183 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[2]_i_1/O
                         net (fo=1, routed)           0.000  4700.183    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/plusOp6_out[2]
    SLICE_X56Y73         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                   4693.598  4693.598 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  4693.598 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.285  4694.883    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714  4692.168 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352  4693.521    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4693.598 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.236  4694.834    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X56Y73         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[2]/C
                         clock pessimism              0.000  4694.834    
                         clock uncertainty           -0.177  4694.657    
    SLICE_X56Y73         FDRE (Setup_fdre_C_D)        0.072  4694.729    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[2]
  -------------------------------------------------------------------
                         required time                       4694.729    
                         arrival time                       -4700.183    
  -------------------------------------------------------------------
                         slack                                 -5.454    

Slack (VIOLATED) :        -5.149ns  (required time - arrival time)
  Source:                 b_dly3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.030ns  (clk_out1_sys_pll rise@4693.598ns - pclk rise@4693.568ns)
  Data Path Delay:        1.699ns  (logic 0.643ns (37.839%)  route 1.056ns (62.161%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        -3.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 4694.842 - 4693.598 ) 
    Source Clock Delay      (SCD):    4.576ns = ( 4698.145 - 4693.568 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    4693.568  4693.568 r  
    N13                                               0.000  4693.568 r  pclk (IN)
                         net (fo=0)                   0.000  4693.568    pclk
    N13                  IBUF (Prop_ibuf_I_O)         1.447  4695.015 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           1.693  4696.708    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081  4696.789 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.355  4698.145    pclk_IBUF_BUFG
    SLICE_X56Y64         FDRE                                         r  b_dly3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.433  4698.578 r  b_dly3_reg[1]/Q
                         net (fo=1, routed)           0.237  4698.814    b_dly3[1]
    SLICE_X56Y65         LUT1 (Prop_lut1_I0_O)        0.105  4698.919 r  b_dly3_inst__5/O
                         net (fo=8, routed)           0.820  4699.739    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_RGB[1]
    SLICE_X57Y66         LUT6 (Prop_lut6_I4_O)        0.105  4699.844 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[0]_i_1/O
                         net (fo=1, routed)           0.000  4699.844    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[0]_i_1_n_0
    SLICE_X57Y66         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                   4693.598  4693.598 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  4693.598 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.285  4694.883    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714  4692.168 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352  4693.521    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  4693.598 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         1.244  4694.842    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X57Y66         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[0]/C
                         clock pessimism              0.000  4694.842    
                         clock uncertainty           -0.177  4694.665    
    SLICE_X57Y66         FDRE (Setup_fdre_C_D)        0.030  4694.695    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[0]
  -------------------------------------------------------------------
                         required time                       4694.695    
                         arrival time                       -4699.844    
  -------------------------------------------------------------------
                         slack                                 -5.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 b_dly3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.560     1.504    pclk_IBUF_BUFG
    SLICE_X57Y67         FDRE                                         r  b_dly3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  b_dly3_reg[6]/Q
                         net (fo=1, routed)           0.053     1.698    b_dly3[6]
    SLICE_X56Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.743 r  b_dly3_inst__0/O
                         net (fo=8, routed)           0.000     1.743    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_RGB[6]
    SLICE_X56Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.826     0.826    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X56Y67         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.177     1.004    
    SLICE_X56Y67         FDRE (Hold_fdre_C_D)         0.121     1.125    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 b_dly3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.209ns (81.182%)  route 0.048ns (18.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.561     1.505    pclk_IBUF_BUFG
    SLICE_X56Y66         FDRE                                         r  b_dly3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  b_dly3_reg[7]/Q
                         net (fo=1, routed)           0.048     1.717    b_dly3[7]
    SLICE_X57Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.762 r  b_dly3_inst/O
                         net (fo=6, routed)           0.000     1.762    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_RGB[7]
    SLICE_X57Y66         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.827     0.827    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X57Y66         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[7]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.177     1.005    
    SLICE_X57Y66         FDRE (Hold_fdre_C_D)         0.092     1.097    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 hs_dly3_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.588     1.532    pclk_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  hs_dly3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.128     1.660 r  hs_dly3_reg/Q
                         net (fo=1, routed)           0.116     1.776    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_HS
    SLICE_X60Y64         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.856     0.856    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X60Y64         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg/C
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.177     1.034    
    SLICE_X60Y64         FDRE (Hold_fdre_C_D)         0.005     1.039    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 vs_dly3_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.766%)  route 0.167ns (54.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.590     1.534    pclk_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  vs_dly3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  vs_dly3_reg/Q
                         net (fo=1, routed)           0.167     1.842    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_VS
    SLICE_X60Y60         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.860     0.860    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X60Y60         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.177     1.037    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.059     1.096    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 g_dly3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.227ns (62.957%)  route 0.134ns (37.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.582     1.526    pclk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  g_dly3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  g_dly3_reg[7]/Q
                         net (fo=1, routed)           0.059     1.712    g_dly3[7]
    SLICE_X58Y71         LUT1 (Prop_lut1_I0_O)        0.099     1.811 r  g_dly3_inst/O
                         net (fo=6, routed)           0.075     1.886    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/VGA_RGB[7]
    SLICE_X59Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.850     0.850    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X59Y71         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.177     1.027    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.066     1.093    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 de_dly3_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.429%)  route 0.226ns (61.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.588     1.532    pclk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  de_dly3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  de_dly3_reg/Q
                         net (fo=1, routed)           0.226     1.899    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/VGA_DE
    SLICE_X59Y63         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.856     0.856    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X59Y63         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_d_reg/C
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.177     1.034    
    SLICE_X59Y63         FDRE (Hold_fdre_C_D)         0.070     1.104    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_d_reg
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 r_dly3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.629%)  route 0.196ns (51.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.552     1.496    pclk_IBUF_BUFG
    SLICE_X55Y73         FDRE                                         r  r_dly3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  r_dly3_reg[7]/Q
                         net (fo=1, routed)           0.053     1.690    r_dly3[7]
    SLICE_X54Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.735 r  r_dly3_inst/O
                         net (fo=6, routed)           0.143     1.878    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/VGA_RGB[7]
    SLICE_X55Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.821     0.821    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X55Y72         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[7]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.177     0.999    
    SLICE_X55Y72         FDRE (Hold_fdre_C_D)         0.070     1.069    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 r_dly3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.227ns (61.062%)  route 0.145ns (38.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.552     1.496    pclk_IBUF_BUFG
    SLICE_X55Y73         FDRE                                         r  r_dly3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.128     1.624 r  r_dly3_reg[2]/Q
                         net (fo=1, routed)           0.052     1.676    r_dly3[2]
    SLICE_X55Y73         LUT1 (Prop_lut1_I0_O)        0.099     1.775 r  r_dly3_inst__4/O
                         net (fo=8, routed)           0.092     1.867    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/VGA_RGB[2]
    SLICE_X54Y73         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.819     0.819    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X54Y73         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[2]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.177     0.997    
    SLICE_X54Y73         FDRE (Hold_fdre_C_D)         0.060     1.057    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 g_dly3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.337%)  route 0.199ns (51.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.584     1.528    pclk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  g_dly3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  g_dly3_reg[0]/Q
                         net (fo=1, routed)           0.052     1.721    g_dly3[0]
    SLICE_X59Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.766 r  g_dly3_inst__6/O
                         net (fo=6, routed)           0.147     1.912    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/VGA_RGB[0]
    SLICE_X59Y69         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.851     0.851    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X59Y69         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.177     1.029    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.070     1.099    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 r_dly3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.346%)  route 0.215ns (53.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    N13                                               0.000     0.000 r  pclk (IN)
                         net (fo=0)                   0.000     0.000    pclk
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    pclk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.552     1.496    pclk_IBUF_BUFG
    SLICE_X55Y73         FDRE                                         r  r_dly3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  r_dly3_reg[4]/Q
                         net (fo=1, routed)           0.055     1.692    r_dly3[4]
    SLICE_X54Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.737 r  r_dly3_inst__2/O
                         net (fo=8, routed)           0.160     1.897    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/VGA_RGB[4]
    SLICE_X55Y74         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  pclk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.817     0.817    sys_pll_i/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  sys_pll_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    sys_pll_i/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  sys_pll_i/inst/clkout1_buf/O
                         net (fo=138, routed)         0.818     0.818    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X55Y74         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[4]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.177     0.996    
    SLICE_X55Y74         FDRE (Hold_fdre_C_D)         0.075     1.071    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.826    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.538ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.920ns (29.315%)  route 2.218ns (70.685%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 35.633 - 33.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.353     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.433     3.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X38Y92         LUT6 (Prop_lut6_I3_O)        0.105     4.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.793     4.996    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y90         LUT4 (Prop_lut4_I3_O)        0.115     5.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.242     5.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.267     5.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.489     6.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.241    35.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.307    35.941    
                         clock uncertainty           -0.035    35.905    
    SLICE_X38Y87         FDCE (Recov_fdce_C_CLR)     -0.258    35.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.647    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                 29.538    

Slack (MET) :             29.538ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.920ns (29.315%)  route 2.218ns (70.685%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 35.633 - 33.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.353     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.433     3.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X38Y92         LUT6 (Prop_lut6_I3_O)        0.105     4.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.793     4.996    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y90         LUT4 (Prop_lut4_I3_O)        0.115     5.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.242     5.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.267     5.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.489     6.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.241    35.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.307    35.941    
                         clock uncertainty           -0.035    35.905    
    SLICE_X38Y87         FDCE (Recov_fdce_C_CLR)     -0.258    35.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.647    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                 29.538    

Slack (MET) :             29.538ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.920ns (29.315%)  route 2.218ns (70.685%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 35.633 - 33.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.353     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.433     3.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X38Y92         LUT6 (Prop_lut6_I3_O)        0.105     4.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.793     4.996    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y90         LUT4 (Prop_lut4_I3_O)        0.115     5.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.242     5.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.267     5.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.489     6.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.241    35.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.307    35.941    
                         clock uncertainty           -0.035    35.905    
    SLICE_X38Y87         FDCE (Recov_fdce_C_CLR)     -0.258    35.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.647    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                 29.538    

Slack (MET) :             29.538ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.920ns (29.315%)  route 2.218ns (70.685%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 35.633 - 33.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.353     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.433     3.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X38Y92         LUT6 (Prop_lut6_I3_O)        0.105     4.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.793     4.996    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y90         LUT4 (Prop_lut4_I3_O)        0.115     5.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.242     5.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.267     5.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.489     6.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.241    35.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.307    35.941    
                         clock uncertainty           -0.035    35.905    
    SLICE_X38Y87         FDCE (Recov_fdce_C_CLR)     -0.258    35.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.647    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                 29.538    

Slack (MET) :             29.613ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.920ns (30.368%)  route 2.110ns (69.632%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 35.633 - 33.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.353     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.433     3.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X38Y92         LUT6 (Prop_lut6_I3_O)        0.105     4.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.793     4.996    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y90         LUT4 (Prop_lut4_I3_O)        0.115     5.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.242     5.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.267     5.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.380     6.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.241    35.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.307    35.941    
                         clock uncertainty           -0.035    35.905    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.292    35.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.613    
                         arrival time                          -6.000    
  -------------------------------------------------------------------
                         slack                                 29.613    

Slack (MET) :             29.613ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.920ns (30.368%)  route 2.110ns (69.632%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 35.633 - 33.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.353     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.433     3.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X38Y92         LUT6 (Prop_lut6_I3_O)        0.105     4.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.793     4.996    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y90         LUT4 (Prop_lut4_I3_O)        0.115     5.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.242     5.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.267     5.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.380     6.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.241    35.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.307    35.941    
                         clock uncertainty           -0.035    35.905    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.292    35.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.613    
                         arrival time                          -6.000    
  -------------------------------------------------------------------
                         slack                                 29.613    

Slack (MET) :             29.647ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.920ns (30.368%)  route 2.110ns (69.632%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 35.633 - 33.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.353     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.433     3.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X38Y92         LUT6 (Prop_lut6_I3_O)        0.105     4.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.793     4.996    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y90         LUT4 (Prop_lut4_I3_O)        0.115     5.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.242     5.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.267     5.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.380     6.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.241    35.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.307    35.941    
                         clock uncertainty           -0.035    35.905    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.258    35.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.647    
                         arrival time                          -6.000    
  -------------------------------------------------------------------
                         slack                                 29.647    

Slack (MET) :             29.647ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.920ns (30.368%)  route 2.110ns (69.632%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 35.633 - 33.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.353     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.433     3.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X38Y92         LUT6 (Prop_lut6_I3_O)        0.105     4.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.793     4.996    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y90         LUT4 (Prop_lut4_I3_O)        0.115     5.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.242     5.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.267     5.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.380     6.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.241    35.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.307    35.941    
                         clock uncertainty           -0.035    35.905    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.258    35.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.647    
                         arrival time                          -6.000    
  -------------------------------------------------------------------
                         slack                                 29.647    

Slack (MET) :             29.647ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.920ns (30.368%)  route 2.110ns (69.632%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 35.633 - 33.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.353     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.433     3.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X38Y92         LUT6 (Prop_lut6_I3_O)        0.105     4.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.793     4.996    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y90         LUT4 (Prop_lut4_I3_O)        0.115     5.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.242     5.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.267     5.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.380     6.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.241    35.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.307    35.941    
                         clock uncertainty           -0.035    35.905    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.258    35.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.647    
                         arrival time                          -6.000    
  -------------------------------------------------------------------
                         slack                                 29.647    

Slack (MET) :             29.647ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.920ns (30.368%)  route 2.110ns (69.632%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 35.633 - 33.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.536     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.353     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.433     3.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X38Y92         LUT6 (Prop_lut6_I3_O)        0.105     4.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.793     4.996    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y90         LUT4 (Prop_lut4_I3_O)        0.115     5.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.242     5.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y89         LUT1 (Prop_lut1_I0_O)        0.267     5.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.380     6.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.315    34.315    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.241    35.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.307    35.941    
                         clock uncertainty           -0.035    35.905    
    SLICE_X38Y88         FDCE (Recov_fdce_C_CLR)     -0.258    35.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.647    
                         arrival time                          -6.000    
  -------------------------------------------------------------------
                         slack                                 29.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.833%)  route 0.242ns (63.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.548     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.242     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X38Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.814     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X38Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.124     1.560    
    SLICE_X38Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.833%)  route 0.242ns (63.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.548     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.242     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X38Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.814     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X38Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.124     1.560    
    SLICE_X38Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.833%)  route 0.242ns (63.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.548     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.242     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X38Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.814     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X38Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.124     1.560    
    SLICE_X38Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.833%)  route 0.242ns (63.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.548     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.242     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X38Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.814     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X38Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.124     1.560    
    SLICE_X38Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.833%)  route 0.242ns (63.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.548     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.242     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X38Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.814     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X38Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.124     1.560    
    SLICE_X38Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.833%)  route 0.242ns (63.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.548     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.242     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X38Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.814     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X38Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.124     1.560    
    SLICE_X38Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.833%)  route 0.242ns (63.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.548     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.242     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X38Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.814     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X38Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.124     1.560    
    SLICE_X38Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.370%)  route 0.226ns (61.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.548     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.226     1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X37Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.814     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X37Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.124     1.560    
    SLICE_X37Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.370%)  route 0.226ns (61.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.548     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.226     1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X37Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.814     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X37Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.124     1.560    
    SLICE_X37Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.370%)  route 0.226ns (61.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.724     0.724    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.548     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.439 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.226     1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X37Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.840     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.814     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X37Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.124     1.560    
    SLICE_X37Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.198    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       31.976ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.976ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.812ns  (logic 0.348ns (42.870%)  route 0.464ns (57.130%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.464     0.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X49Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X49Y86         FDCE (Setup_fdce_C_D)       -0.212    32.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.788    
                         arrival time                          -0.812    
  -------------------------------------------------------------------
                         slack                                 31.976    

Slack (MET) :             32.058ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.730ns  (logic 0.348ns (47.676%)  route 0.382ns (52.324%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X36Y76         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.382     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X36Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y77         FDCE (Setup_fdce_C_D)       -0.212    32.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.788    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                 32.058    

Slack (MET) :             32.132ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.793ns  (logic 0.433ns (54.629%)  route 0.360ns (45.371%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.360     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X48Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X48Y84         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.793    
  -------------------------------------------------------------------
                         slack                                 32.132    

Slack (MET) :             32.150ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.650ns  (logic 0.398ns (61.276%)  route 0.252ns (38.724%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.252     0.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X48Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X48Y84         FDCE (Setup_fdce_C_D)       -0.200    32.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.800    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                 32.150    

Slack (MET) :             32.197ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.728ns  (logic 0.379ns (52.048%)  route 0.349ns (47.952%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.349     0.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X48Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X48Y85         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                 32.197    

Slack (MET) :             32.210ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.578ns  (logic 0.348ns (60.233%)  route 0.230ns (39.767%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X37Y76         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.230     0.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X37Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X37Y77         FDCE (Setup_fdce_C_D)       -0.212    32.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.788    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                 32.210    

Slack (MET) :             32.213ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.714ns  (logic 0.379ns (53.050%)  route 0.335ns (46.950%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X37Y76         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.335     0.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X37Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X37Y77         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.714    
  -------------------------------------------------------------------
                         slack                                 32.213    

Slack (MET) :             32.327ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.600ns  (logic 0.379ns (63.212%)  route 0.221ns (36.788%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X37Y76         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.221     0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X37Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X37Y77         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                 32.327    





