Metadata-Version: 2.1
Name: vts
Version: 0.1.2
Classifier: Development Status :: 1 - Planning
Classifier: License :: OSI Approved :: Apache Software License
Classifier: License :: OSI Approved :: MIT License
Classifier: Programming Language :: Python
Classifier: Typing :: Typed
License-File: LICENSE-APACHE
License-File: LICENSE-MIT
Summary: A framework for SFPGA architecture exploration
Author-email: Rikus Honey <rikushoney2@gmail.com>
Requires-Python: >=3.10
Description-Content-Type: text/markdown; charset=UTF-8; variant=GFM
Project-URL: Homepage, https://github.com/rikushoney/vts
Project-URL: Repository, https://github.com/rikushoney/vts

# Verilog-To-Superconducting

The Verilog-To-Superconducting (VTS) project is a framework for superconducting
field-programmable gate array (SFPGA) architecture exploration.

## License

This project is licensed under either of

* Apache License, Version 2.0, ([LICENSE-APACHE](LICENSE-APACHE) or
  <https://www.apache.org/licenses/LICENSE-2.0>)
* MIT license ([LICENSE-MIT](LICENSE-MIT) or
  <https://opensource.org/licenses/MIT>)

at your option.

