diff -drupN a/arch/mips/xburst/soc-x1000/include/cpu-feature-overrides.h b/arch/mips/xburst/soc-x1000/include/cpu-feature-overrides.h
--- a/arch/mips/xburst/soc-x1000/include/cpu-feature-overrides.h	1970-01-01 03:00:00.000000000 +0300
+++ b/arch/mips/xburst/soc-x1000/include/cpu-feature-overrides.h	2022-06-09 05:02:27.000000000 +0300
@@ -0,0 +1,60 @@
+/*
+ *  Copyright (C) 2008 Ingenic Semiconductor Inc.
+ *
+ *  Author: <zpzhong@ingenic.cn>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#ifndef __ASM_MACH_INGENIC_CPU_FEATURE_OVERRIDES_H__
+#define __ASM_MACH_INGENIC_CPU_FEATURE_OVERRIDES_H__
+
+#define cpu_dcache_size()       (16 * 1024)
+#define cpu_dcache_ways()       4
+#define cpu_dcache_line_size()  32
+#define cpu_icache_size()       (16 * 1024)
+#define cpu_icache_ways()       4
+#define cpu_icache_line_size()  32
+#define cpu_has_tlb                     1
+#define cpu_has_4kex                    1
+#define cpu_has_3k_cache                0
+#define cpu_has_4k_cache                1
+#define cpu_has_tx39_cache              0
+#define cpu_has_fpu                     1
+#define cpu_has_32fpr                   1
+#define cpu_has_counter                 0
+#define cpu_has_watch                   1
+#define cpu_has_divec                   1
+#define cpu_has_vce                     0
+#define cpu_has_cache_cdex_p            0
+#define cpu_has_cache_cdex_s            0
+#define cpu_has_prefetch                1
+#define cpu_has_mcheck                  1
+#define cpu_has_ejtag                   1
+#define cpu_has_llsc                    1
+#define cpu_has_mips16                  0
+#define cpu_has_mdmx                    0
+#define cpu_has_mips3d                  0
+#define cpu_has_smartmips               0
+#define cpu_has_vtag_icache             0
+#define cpu_has_dc_aliases              0
+#define cpu_has_ic_fills_f_dc           0
+#define cpu_has_pindexed_dcache         0
+#define cpu_icache_snoops_remote_store  0
+#define cpu_has_mips32r1                1
+#define cpu_has_mips32r2                1
+#define cpu_has_mips64r1                0
+#define cpu_has_mips64r2                0
+#define cpu_has_dsp                     0
+#define cpu_has_mipsmt                  0
+#define cpu_has_userlocal               0
+#define cpu_has_nofpuex                 0
+#define cpu_has_64bits                  0
+#define cpu_has_64bit_zero_reg          0
+#define cpu_has_vint                    0
+#define cpu_has_veic                    0
+#define cpu_has_inclusive_pcaches       0
+
+#endif
