$date
	Sun Oct 23 02:53:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#586125
b1111 !
1"
#586126
b1111 &
b1111 %
1$
#586127
0"
#586130
b101110 &
b101110 %
#586134
b10111 &
b10111 %
#586138
b1000110 &
b1000110 %
#586142
b100011 &
b100011 %
#586146
b1101010 &
b1101010 %
#586150
b110101 &
b110101 %
#586154
b10100000 &
b10100000 %
#586158
b1010000 &
b1010000 %
#586162
b101000 &
b101000 %
#586166
b10100 &
b10100 %
#586170
b1010 &
b1010 %
#586174
b101 &
b101 %
#586178
b10000 &
b10000 %
#586182
b1000 &
b1000 %
#586186
b100 &
b100 %
#586190
b10 &
b10 %
#586194
b1 &
b1 %
1#
#586198
b0 &
0#
b0 %
0$
#1521182
b10101 &
b10101 %
1$
b10101 !
1"
#1521183
0"
#1521186
b1000000 &
b1000000 %
#1521190
b100000 &
b100000 %
#1521194
b10000 &
b10000 %
#1521198
b1000 &
b1000 %
#1521202
b100 &
b100 %
#1521206
b10 &
b10 %
#1521210
b1 &
b1 %
1#
#1521214
b0 &
0#
b0 %
0$
#2579472
b11010 !
1"
#2579474
b11010 &
b11010 %
1$
#2579475
0"
#2579478
b1101 &
b1101 %
#2579482
b101000 &
b101000 %
#2579486
b10100 &
b10100 %
#2579490
b1010 &
b1010 %
#2579494
b101 &
b101 %
#2579498
b10000 &
b10000 %
#2579502
b1000 &
b1000 %
#2579506
b100 &
b100 %
#2579510
b10 &
b10 %
#2579514
b1 &
b1 %
1#
#2579518
b0 &
0#
b0 %
0$
#4500012
