#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Jul 02 15:42:34 2018
# Process ID: 7336
# Current directory: D:/FPGA/V_project/final_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6088 D:\FPGA\V_project\final_2\lcd7_touch.xpr
# Log file: D:/FPGA/V_project/final_2/vivado.log
# Journal file: D:/FPGA/V_project/final_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/V_project/final_2/lcd7_touch.xpr
open_bd_design {D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets ad1_data_1] [get_bd_ports ad1_data]
delete_bd_objs [get_bd_nets ad1_busy_1] [get_bd_ports ad1_busy]
delete_bd_objs [get_bd_nets ad2_data_1] [get_bd_ports ad2_data]
delete_bd_objs [get_bd_nets ad2_busy_1] [get_bd_ports ad2_busy]
delete_bd_objs [get_bd_nets ad_fft_0_ad2_os] [get_bd_ports ad2_os]
delete_bd_objs [get_bd_nets ad_fft_0_ad2_convstab] [get_bd_ports ad2_convstab]
delete_bd_objs [get_bd_nets ad_fft_0_ad2_reset] [get_bd_ports ad2_reset]
delete_bd_objs [get_bd_nets ad_fft_0_ad2_rd] [get_bd_ports ad2_rd]
delete_bd_objs [get_bd_nets ad_fft_0_ad2_cs] [get_bd_ports ad2_cs]
delete_bd_objs [get_bd_nets ad_fft_0_ad_os] [get_bd_ports ad_os]
delete_bd_objs [get_bd_nets ad_fft_0_ad_convstab] [get_bd_ports ad_convstab]
delete_bd_objs [get_bd_nets ad_fft_0_ad_reset] [get_bd_ports ad_reset]
delete_bd_objs [get_bd_nets ad_fft_0_ad1_rd] [get_bd_ports ad1_rd]
delete_bd_objs [get_bd_nets ad_fft_0_ad1_cs] [get_bd_ports ad1_cs]
delete_bd_objs [get_bd_nets ad_fft_0_fft_data] [get_bd_nets ad_fft_0_done] [get_bd_cells ad_fft_0]
set_property  ip_repo_paths  {d:/FPGA/V_project/final_2/repo d:/FPGA/V_project/IP/reset d:/FPGA/V_project/IP/r_ram d:/FPGA/V_project/IP/pwm d:/FPGA/V_project/IP/fft_reset1 d:/FPGA/V_project/IP/w_ram} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {d:/FPGA/V_project/final_2/repo d:/FPGA/V_project/IP/reset d:/FPGA/V_project/IP/r_ram d:/FPGA/V_project/IP/pwm d:/FPGA/V_project/IP/w_ram} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
set_property  ip_repo_paths  {d:/FPGA/V_project/final_2/repo d:/FPGA/V_project/IP/reset d:/FPGA/V_project/IP/r_ram d:/FPGA/V_project/IP/pwm d:/FPGA/V_project/IP/w_ram D:/FPGA/V_project/IP/fft_reset1} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {d:/FPGA/V_project/final_2/repo d:/FPGA/V_project/IP/reset d:/FPGA/V_project/IP/r_ram d:/FPGA/V_project/IP/pwm d:/FPGA/V_project/IP/w_ram d:/FPGA/V_project/IP/fft_reset1 D:/FPGA/V_project/IP/ad_fft} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ad_fft:1.0 ad_fft_0
endgroup
set_property location {8 2535 772} [get_bd_cells ad_fft_0]
connect_bd_net [get_bd_pins ad_fft_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
create_bd_port -dir I -from 15 -to 0 ad2_data
connect_bd_net [get_bd_pins /ad_fft_0/ad2_data] [get_bd_ports ad2_data]
create_bd_port -dir I -from 15 -to 0 ad1_data
connect_bd_net [get_bd_pins /ad_fft_0/ad1_data] [get_bd_ports ad1_data]
create_bd_port -dir I ad1_busy
connect_bd_net [get_bd_pins /ad_fft_0/ad1_busy] [get_bd_ports ad1_busy]
create_bd_port -dir I ad2_busy
connect_bd_net [get_bd_pins /ad_fft_0/ad2_busy] [get_bd_ports ad2_busy]
endgroup
startgroup
create_bd_port -dir O ad1_rd
connect_bd_net [get_bd_pins /ad_fft_0/ad1_rd] [get_bd_ports ad1_rd]
create_bd_port -dir O ad_convstab
connect_bd_net [get_bd_pins /ad_fft_0/ad_convstab] [get_bd_ports ad_convstab]
create_bd_port -dir O -from 2 -to 0 ad_os
connect_bd_net [get_bd_pins /ad_fft_0/ad_os] [get_bd_ports ad_os]
create_bd_port -dir O ad1_cs
connect_bd_net [get_bd_pins /ad_fft_0/ad1_cs] [get_bd_ports ad1_cs]
create_bd_port -dir O -type rst ad_reset
connect_bd_net [get_bd_pins /ad_fft_0/ad_reset] [get_bd_ports ad_reset]
create_bd_port -dir O ad2_cs
connect_bd_net [get_bd_pins /ad_fft_0/ad2_cs] [get_bd_ports ad2_cs]
endgroup
startgroup
create_bd_port -dir O ad2_rd
connect_bd_net [get_bd_pins /ad_fft_0/ad2_rd] [get_bd_ports ad2_rd]
create_bd_port -dir O ad2_convstab
connect_bd_net [get_bd_pins /ad_fft_0/ad2_convstab] [get_bd_ports ad2_convstab]
create_bd_port -dir O -type rst ad2_reset
connect_bd_net [get_bd_pins /ad_fft_0/ad2_reset] [get_bd_ports ad2_reset]
create_bd_port -dir O -from 2 -to 0 ad2_os
connect_bd_net [get_bd_pins /ad_fft_0/ad2_os] [get_bd_ports ad2_os]
endgroup
save_bd_design
delete_bd_objs [get_bd_nets w_ram_0_ram_done] [get_bd_nets fft_reset1_0_fft_reset] [get_bd_nets fft_reset1_0_reset_done] [get_bd_nets fft_reset1_0_relay] [get_bd_nets fft_reset1_0_choise] [get_bd_nets fft_reset1_0_reset_i] [get_bd_cells fft_reset1_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:fft_reset1:1.0 fft_reset1_0
endgroup
set_property location {7 2216 642} [get_bd_cells fft_reset1_0]
connect_bd_net [get_bd_pins fft_reset1_0/fft_reset] [get_bd_pins w_ram_0/fft_reset]
connect_bd_net [get_bd_pins fft_reset1_0/reset_done] [get_bd_pins w_ram_0/reset_done]
delete_bd_objs [get_bd_ports relay]
startgroup
create_bd_port -dir O -from 8 -to 0 relay
connect_bd_net [get_bd_pins /fft_reset1_0/relay] [get_bd_ports relay]
endgroup
connect_bd_net [get_bd_pins fft_reset1_0/choise] [get_bd_pins w_ram_0/choise]
connect_bd_net [get_bd_pins fft_reset1_0/reset_i] [get_bd_pins w_ram_0/reset_i]
connect_bd_net [get_bd_pins fft_reset1_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins fft_reset1_0/reset] [get_bd_pins reset_0/reset]
connect_bd_net [get_bd_pins w_ram_0/ram_done] [get_bd_pins fft_reset1_0/ram_done]
connect_bd_net [get_bd_pins fft_reset1_0/doutb] [get_bd_pins blk_mem_gen_0/doutb]
connect_bd_net [get_bd_pins ad_fft_0/fft_reset] [get_bd_pins fft_reset1_0/fft_reset]
connect_bd_net [get_bd_pins ad_fft_0/fft_data] [get_bd_pins w_ram_0/fft_data]
connect_bd_net [get_bd_pins ad_fft_0/done] [get_bd_pins w_ram_0/done]
validate_bd_design
regenerate_bd_layout
save_bd_design
generate_target all [get_files  D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/system.bd] -no_script -force -quiet
export_simulation -of_objects [get_files D:/FPGA/V_project/final_2/lcd7_touch.srcs/sources_1/bd/system/system.bd] -directory D:/FPGA/V_project/final_2/lcd7_touch.ip_user_files/sim_scripts -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
file copy -force D:/FPGA/V_project/final_2/lcd7_touch.runs/impl_1/system_wrapper.sysdef D:/FPGA/V_project/final_2/lcd7_touch.sdk/system_wrapper.hdf

launch_sdk -workspace D:/FPGA/V_project/final_2/lcd7_touch.sdk -hwspec D:/FPGA/V_project/final_2/lcd7_touch.sdk/system_wrapper.hdf
