$date
	Thu Oct 20 08:53:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2a_tb $end
$var wire 1 ! f $end
$var reg 1 " x $end
$var reg 1 # y $end
$var reg 1 $ z $end
$scope module m1 $end
$var wire 1 " x $end
$var wire 1 # y $end
$var wire 1 $ z $end
$var wire 1 ! f $end
$scope module stage1 $end
$var wire 1 " s $end
$var wire 1 % w0 $end
$var wire 1 & w1 $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#20
1&
1$
#40
0$
1#
#60
1!
1%
1$
#80
0%
0!
0&
0$
0#
1"
#100
1!
1&
1$
#120
0$
1#
#140
1%
1$
#160
