vendor_name = ModelSim
source_file = 1, /home/myf/github/ufsc/sd/mips-multiciclo/quartus/mux2x1_32.vhd
source_file = 1, /home/myf/github/ufsc/sd/mips-multiciclo/quartus/mux4x1_32.vhd
source_file = 1, /home/myf/github/ufsc/sd/mips-multiciclo/quartus/mux2x1_5.vhd
source_file = 1, /home/myf/github/ufsc/sd/mips-multiciclo/quartus/extend16_32.vhd
source_file = 1, /home/myf/github/ufsc/sd/mips-multiciclo/quartus/shift.vhd
source_file = 1, /home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd
source_file = 1, /home/myf/github/ufsc/sd/mips-multiciclo/quartus/dataregister.vhd
source_file = 1, /home/myf/github/ufsc/sd/mips-multiciclo/quartus/mux3x1_32.vhd
source_file = 1, /home/myf/github/ufsc/sd/mips-multiciclo/quartus/fulladder.vhd
source_file = 1, /home/myf/github/ufsc/sd/mips-multiciclo/quartus/model.vhd
source_file = 1, /home/myf/github/ufsc/sd/mips-multiciclo/quartus/operationULA.vhd
source_file = 1, /home/myf/github/ufsc/sd/mips-multiciclo/quartus/ULA.vhd
source_file = 1, /home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.qip
source_file = 1, /home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd
source_file = 1, /home/myf/github/ufsc/sd/mips-multiciclo/quartus/bank_registers.vhd
source_file = 1, /home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd
source_file = 1, /home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd
source_file = 1, /home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd
source_file = 1, /home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/mips-multiciclo.cbx.xml
source_file = 1, /home/myf/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/myf/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/myf/altera/13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/myf/altera/13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/myf/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/myf/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/myf/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/myf/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, /home/myf/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/myf/altera/13.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/myf/altera/13.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/myf/altera/13.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/myf/altera/13.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf
design_name = toplevel
instance = comp, \gpio[0]~I\, gpio[0], toplevel, 1
instance = comp, \gpio[1]~I\, gpio[1], toplevel, 1
instance = comp, \gpio[2]~I\, gpio[2], toplevel, 1
instance = comp, \gpio[3]~I\, gpio[3], toplevel, 1
instance = comp, \gpio[4]~I\, gpio[4], toplevel, 1
instance = comp, \gpio[5]~I\, gpio[5], toplevel, 1
instance = comp, \gpio[6]~I\, gpio[6], toplevel, 1
instance = comp, \gpio[7]~I\, gpio[7], toplevel, 1
instance = comp, \gpio[8]~I\, gpio[8], toplevel, 1
instance = comp, \gpio[9]~I\, gpio[9], toplevel, 1
instance = comp, \gpio[10]~I\, gpio[10], toplevel, 1
instance = comp, \gpio[11]~I\, gpio[11], toplevel, 1
instance = comp, \gpio[12]~I\, gpio[12], toplevel, 1
instance = comp, \gpio[13]~I\, gpio[13], toplevel, 1
instance = comp, \gpio[14]~I\, gpio[14], toplevel, 1
instance = comp, \gpio[15]~I\, gpio[15], toplevel, 1
instance = comp, \gpio[16]~I\, gpio[16], toplevel, 1
instance = comp, \gpio[17]~I\, gpio[17], toplevel, 1
instance = comp, \gpio[18]~I\, gpio[18], toplevel, 1
instance = comp, \gpio[19]~I\, gpio[19], toplevel, 1
instance = comp, \gpio[20]~I\, gpio[20], toplevel, 1
instance = comp, \gpio[21]~I\, gpio[21], toplevel, 1
instance = comp, \gpio[22]~I\, gpio[22], toplevel, 1
instance = comp, \gpio[23]~I\, gpio[23], toplevel, 1
instance = comp, \gpio[24]~I\, gpio[24], toplevel, 1
instance = comp, \gpio[25]~I\, gpio[25], toplevel, 1
instance = comp, \gpio[26]~I\, gpio[26], toplevel, 1
instance = comp, \gpio[27]~I\, gpio[27], toplevel, 1
instance = comp, \gpio[28]~I\, gpio[28], toplevel, 1
instance = comp, \gpio[29]~I\, gpio[29], toplevel, 1
instance = comp, \gpio[30]~I\, gpio[30], toplevel, 1
instance = comp, \gpio[31]~I\, gpio[31], toplevel, 1
instance = comp, \clock~I\, clock, toplevel, 1
instance = comp, \reset~I\, reset, toplevel, 1
