# do mario_cv_game_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/joey/courses/ece385/final_project/system_verilog {/home/joey/courses/ece385/final_project/system_verilog/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:33 on Dec 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joey/courses/ece385/final_project/system_verilog" /home/joey/courses/ece385/final_project/system_verilog/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 22:41:33 on Dec 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joey/courses/ece385/final_project/system_verilog {/home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:33 on Dec 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joey/courses/ece385/final_project/system_verilog" /home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv 
# -- Compiling module sprite_controller
# 
# Top level modules:
# 	sprite_controller
# End time: 22:41:33 on Dec 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joey/courses/ece385/final_project/system_verilog {/home/joey/courses/ece385/final_project/system_verilog/frame_number.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:33 on Dec 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joey/courses/ece385/final_project/system_verilog" /home/joey/courses/ece385/final_project/system_verilog/frame_number.sv 
# -- Compiling module frame_number
# 
# Top level modules:
# 	frame_number
# End time: 22:41:33 on Dec 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joey/courses/ece385/final_project/system_verilog {/home/joey/courses/ece385/final_project/system_verilog/Color_Mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:33 on Dec 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joey/courses/ece385/final_project/system_verilog" /home/joey/courses/ece385/final_project/system_verilog/Color_Mapper.sv 
# -- Compiling module Color_Mapper
# 
# Top level modules:
# 	Color_Mapper
# End time: 22:41:33 on Dec 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joey/courses/ece385/final_project {/home/joey/courses/ece385/final_project/RAM_param.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:34 on Dec 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joey/courses/ece385/final_project" /home/joey/courses/ece385/final_project/RAM_param.sv 
# -- Compiling module RAM_param
# 
# Top level modules:
# 	RAM_param
# End time: 22:41:34 on Dec 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joey/courses/ece385/final_project {/home/joey/courses/ece385/final_project/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:34 on Dec 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joey/courses/ece385/final_project" /home/joey/courses/ece385/final_project/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:41:34 on Dec 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joey/courses/ece385/final_project/system_verilog {/home/joey/courses/ece385/final_project/system_verilog/sprite_fifo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:34 on Dec 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joey/courses/ece385/final_project/system_verilog" /home/joey/courses/ece385/final_project/system_verilog/sprite_fifo.sv 
# -- Compiling module sprite_fifo
# 
# Top level modules:
# 	sprite_fifo
# End time: 22:41:34 on Dec 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joey/courses/ece385/final_project/system_verilog {/home/joey/courses/ece385/final_project/system_verilog/frame_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:34 on Dec 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joey/courses/ece385/final_project/system_verilog" /home/joey/courses/ece385/final_project/system_verilog/frame_controller.sv 
# -- Compiling module frame_controller
# 
# Top level modules:
# 	frame_controller
# End time: 22:41:34 on Dec 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joey/courses/ece385/final_project/system_verilog {/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:34 on Dec 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joey/courses/ece385/final_project/system_verilog" /home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv 
# -- Compiling module mario_cv_game
# 
# Top level modules:
# 	mario_cv_game
# End time: 22:41:34 on Dec 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib final_project
# ** Warning: (vlib-34) Library already exists at "final_project".
# vmap final_project final_project
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap final_project final_project 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/joey/courses/ece385/final_project {/home/joey/courses/ece385/final_project/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:34 on Dec 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joey/courses/ece385/final_project" /home/joey/courses/ece385/final_project/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:41:34 on Dec 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L final_project -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L final_project -voptargs=""+acc"" testbench 
# Start time: 22:41:34 on Dec 11,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.mario_cv_game
# Loading work.frame_number
# Loading work.RAM_param
# Loading work.VGA_controller
# Loading work.frame_controller
# Loading work.Color_Mapper
# Loading work.sprite_controller
# Loading work.sprite_fifo
# Loading work.HexDriver
# ** Warning: (vsim-3015) /home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv(475): [PCDPC] - Port size (4) does not match connection size (1) for port 'In0'. The port definition is at: /home/joey/courses/ece385/final_project/HexDriver.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mario_game/hex5_inst File: /home/joey/courses/ece385/final_project/HexDriver.sv
# ** Warning: (vsim-3015) /home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv(481): [PCDPC] - Port size (4) does not match connection size (1) for port 'In0'. The port definition is at: /home/joey/courses/ece385/final_project/HexDriver.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mario_game/hex6_inst File: /home/joey/courses/ece385/final_project/HexDriver.sv
# ** Warning: (vsim-3015) /home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv(487): [PCDPC] - Port size (4) does not match connection size (1) for port 'In0'. The port definition is at: /home/joey/courses/ece385/final_project/HexDriver.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mario_game/hex7_inst File: /home/joey/courses/ece385/final_project/HexDriver.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 20 ms
# 
# stdin: <EOF>
# End time: 22:44:18 on Dec 11,2018, Elapsed time: 0:02:44
# Errors: 0, Warnings: 3, Suppressed Warnings: 8
