// Seed: 3355059523
module module_0;
  id_1(
      .id_0((1))
  );
  assign id_1 = id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  always #1
    case ((id_2))
      1: $display(id_2 >> 1);
      1 == id_2: id_1 <= 1'd0;
      id_2: begin
        $display(1 - 1);
        id_2 <= id_2;
      end
      id_2.id_2:
      @* begin
        id_1 <= "";
      end
    endcase
  final if (id_2) id_2 <= 1;
  assign id_1 = 'b0;
  initial id_1 = id_2;
  final
    if ("");
    else @(posedge id_2 + id_2) id_2 <= 1;
  always id_1 <= 1;
  module_0();
  wire id_3;
endmodule
