@article{Calhoun2008,
 address = {Piscataway, {NJ}},
 author = {Benton H. Calhoun and Yu Cao and Xin Li and Ken Mai and Lawrence T. Pileggi and Rob A. Rutenbar and Kenneth L. Shepard},
 doi = {https://dx.doi.org/10.1109/JPROC.2007.911072},
 journal = {Proceedings of the {IEEE}},
 keywords = {clock distribution networks, clocking strategies, nanoscale CMOS technologies, device scaling, digital VLSI design, nanolithography, DFM, design for manufacturing, memory devices, memory circuits, power distribution, power distribution networks, power & ground routing, regular circuit fabrics, statistical variability, Dennard scaling, resolution enhancement techniques, RET, restrictive design rules, RDRs, regular design fabrics, alternating aperture phase-shift masks, altPSM, PSM, phase-shifting mask, Moore's law, design rules, WYSIWYG design paradigm, statistical circuit design challenges, catastrophic yield loss, statistical static timing analysis, model order reduction, MOR, parameterized model order reduction, parameterized MOR, statistical process parameters, response surface methodology, statistical circuit analysis, quasi-Monte Carlo, SSTA, statistical circuit optimization, statistical performance distribution, geometric programming, systematic process variations, statistical process variation, process variations},
 month = {February},
 number = {2},
 pages = {343--365},
 publisher = {{IEEE} Press},
 title = {Digital Circuit Design Challenges and Opportunities in the Era of Nanoscale {CMOS}},
 url = {https://dx.doi.org/10.1109/JPROC.2007.911072},
 volume = {96},
 year = {2008}
}

@inproceedings{Chen2006,
 address = {Shanghai, China},
 author = {Tze-Chiang Chen},
 booktitle = {Proceedings of the $8^{th}$\ International Conference on Solid-State and Integrated Circuit Technology ({ICSICT '06})},
 doi = {https://dx.doi.org/10.1109/ICSICT.2006.306040},
 keywords = {Moore's law, Dennard scaling, CMOS scaling challenges, device parametric variation, subthreshold leakage current, delay variation, spatial & temporal process parameter tolerance, voltage variation, temperature variation, OPC, optical proximity correction, RET, resolution enhancement techniques, embedded DRAM, eDRAM},
 month = {October 23--26},
 pages = {4--7},
 publisher = {{IEEE} Press},
 title = {Overcoming Research Challenges for {CMOS} Scaling: Industry Directions},
 url = {https://dx.doi.org/10.1109/ICSICT.2006.306040},
 year = {2006}
}

@article{Dennard1974,
 address = {New York, {NY}},
 author = {Robert H. Dennard and Fritz H. Gaensslen and Hwa-Nien Yu and V. Leo Rideout and Ernest Bassous and Andre R. {LeBlanc}},
 doi = {https://dx.doi.org/10.1109/JSSC.1974.1050511},
 journal = {{IEEE} Journal of Solid-State Circuits},
 keywords = {Dennard scaling},
 month = {October},
 number = {5},
 pages = {256--268},
 publisher = {{IEEE} Press},
 title = {Design of ion-implanted {MOSFET}'s with very small physical dimensions},
 volume = {9},
 year = {1974}
}

@article{Dennard2007,
 address = {Oxford, {U.K.}},
 author = {Robert H. Dennard and Jin Cai and Arvind Kumar},
 doi = {https://dx.doi.org/10.1016/j.sse.2007.02.004},
 journal = {Solid-State Electronics},
 keywords = {Moore's law},
 month = {April},
 number = {4},
 pages = {518--525},
 publisher = {Elsevier Ltd.},
 title = {A perspective on today's scaling challenges and possible future directions},
 url = {https://dx.doi.org/10.1016/j.sse.2007.02.004},
 volume = {51},
 year = {2007}
}

@techreport{Duranton2019,
 address = {Ghent, Belgium},
 author = {Marc Duranton and Koen {De Bosschere} and Bart Coppens and Christian Gamrat and Madeleine Gray and Harm Munk and Emre Ozer and Tullio Vardanega and Olivier Zendra},
 doi = {},
 howpublished = {Available online from {\it {HiPEAC}: {HiPEAC} Vision: Archive: 2019 -- {HiPEAC} Vision 2019} at: \url{https://www.hipeac.net/vision/#/archive/} and \url{https://www.hipeac.net/vision/2019/}; April 7, 2021 was the last accessed date},
 institution = {European Network of Excellence on High Performance and Embedded Architecture and Compilation},
 keywords = {domain-specific hardware/software co-design, domain-specific accelerators, domain-specific architecture, DSA, DSL, domain-specific languages, DSA & DSL co-design, hardware/software co-design, hardware/software co-design for hardware accelerators, hardware/software co-design for parallel computing, hardware/software co-design frameworks, hardware/software/network co-design, device-circuit-architecture co-design, co-design of domain-specific hardware/software systems, co-design of domain-specific hardware/software/network systems, hardware/software co-design of domain-specific systems, electronic design automation, embedded system design automation, design automation of cyber-physical systems, cyber-physical system design automation, design automation, EDA, importance of EDA, EDA - importance of, cognitive cyber-physical systems, socioeconomic impact of EDA, EDA - socioeconomic impact of, impact of EDA, impact of EDA on VLSI system design & VLSI design process & VLSI design costs, artificial intelligence, artificial intelligence trends, AI trends, trends in AI, ML, machine learning, machine learning systems, trends in machine learning, trends in ML, machine learning trends, ML trends, trends in deep learning, deep learning trends, hardware deep learning, embedded deep learning, deep learning hardware, deep learning hardware acceleration, VLSI deep learning, VLSI implementation of deep learning, trends at the intersection of IoT & big data & cloud computing & data center-based heterogeneous computing, heterogeneous system architecture, HSA, heterogeneous processors, heterogeneous processor architectures, heterogeneous multiprocessors, heterogeneous embedded systems, heterogeneous distributed systems, heterogeneous computer architecture, heterogeneous computer systems, heterogeneous computing, heterogeneous computing environment, heterogeneous computing with data centers, heterogeneous SoC, heterogeneous MPSoC, multiprocessor SoC, SoC platform, SoC architectures, SoC, MPSoC, multiprocessor system-on-chip, system-on-chip, software synthesis, program synthesis, automatic source code generation, hardware security, embedded system security, cybersecurity, cyber-physical system security, computer security, computer network security, IoT security, computer system security, IoT, Internet of Things, system adaptability, system adaptivity, self-adaptive systems, self-adaptive networks, self-adaptive computing, self-adaptation, dynamic adaptation, dynamic adaptive systems, adaptive systems, adaptive software, adaptive networks, adaptive multiprocessors, adaptive computing, adaptive VLSI systems, adaptable embedded systems, adaptable systems, system safety, software safety, software system safety, safety-critical systems, safety-critical embedded systems, safety-critical software, safety-critical cyber-physical systems, safety systems, safety of critical systems, safety factors, safety impact, safety engineering, design for safety, explainable AI, explainable AI systems, understandable cyber-physical systems, explainable cyber-physical systems, explainable software, understandable software, cognitive computing, cognitive computing architecture, cognitive computing systems, cognitive VLSI systems, edge computing, intelligent IoT, edge computing - intelligence at the edge, edge computing - for AI applications, embedded computational intelligence, distributed computational intelligence, edge devices, ambient intelligence, ambient intelligence environments, ambient intelligent networks, ambient intelligent systems, ubiquitous computing, ubicomp, pervasive computing, pervasive computing systems, fog computing, fog networking, fogging, fog robotics, multi-access edge computing, mobile edge computing, MEC, continuum of computing, computing continuum, continuum of ICT domains, ICT, information & communication technology, continuum of cloud & fog & edge computing, energy-efficient & sustainable & long lifetime ICT, sustainable computing systems, sustainability, energy-efficient processor design, energy-efficient processors, energy-efficient electronic systems, energy-efficient embedded systems, energy-efficient computer networks, energy-efficient computer system design, energy-efficient computer systems, energy-efficient computing, energy-efficient computing platforms, computational intelligence, exascale computing, exascale HPC applications, exascale HPC systems, exascale computer systems, collective computing, virtual reality, VR, augmented reality, AR, mixed reality - hybrid of reality and AR and VR & artificial products that interact with users in the real world, MR, extended reality, XR, X reality, cross reality, cinematic reality, CR, augmented virtuality - subcategory of mixed reality that refers to the merging of real-world objects into virtual worlds, AV - subcategory of mixed reality that refers to the merging of real-world objects into virtual worlds, swarm intelligence, computational sustainability, warehouse-scale computers, petascale computing, petascale computer architecture, bandwagon effect, bandwagon effect - jumping on the AI bandwagon, large-scale computing, post-exascale computing, megascale engineering - construction of structures on an enormous scale, macro-engineering - implementation of extremely large-scale design projects, macroengineering - implementation of extremely large-scale design projects, macro engineering - implementation of extremely large-scale design projects, mega engineering - implementation of extremely large-scale design projects, exploratory engineering - possibly protoengineering & process of designing and analyzing detailed hypothetical models of systems that are not feasible with current technologies or methods, protoscience, protoengineering, fringe science - highly speculative or even strongly refuted, junk science - scientific data or research or analysis considered to be spurious or fraudulent, voodoo science, voodoo science - pathological science & junk science & pseudoscience & fraudulent science, pathological science - genuine scientists deceive themselves, junk science - speculative theorizing that bamboozles rather than enlightens, pseudoscience proper - work falsely claiming to have a scientific basis that may be dependent on supernatural explanations, fraudulent science - exploiting bad science for the purposes of fraud, fringe theories, pathological science - area of research where people are tricked into false results by subjective effects or wishful thinking or threshold interactions, deviant science, popular science, pop-science, popsci, verticalization of ICT platforms, verticalization of IT platforms, verticalization of computing platforms, computing platforms - verticalization, IT platforms - verticalization, ICT platforms - verticalization, verticalization, socioeconomic dominance of ICT platforms, socioeconomic dominance of IT platforms, socioeconomic dominance of computing platforms, computing platforms - socioeconomic dominance, ICT platforms - socioeconomic dominance, IT platforms - socioeconomic dominance, human-in-the-loop AI technologies, verticalization of ICT platforms - by Google & Apple & Facebook & Amazon & Microsoft & Baidu & Alibaba & Tencent & Xiaomi, GAFAM = Google & Apple & Facebook & Amazon & Microsoft, BATX = Baidu & Alibaba & Tencent & Xiaomi, verticalization of IT platforms - by Google & Apple & Facebook & Amazon & Microsoft & Baidu & Alibaba & Tencent & Xiaomi, verticalization of computing platforms - by Google & Apple & Facebook & Amazon & Microsoft & Baidu & Alibaba & Tencent & Xiaomi, computing platforms - verticalization by Google & Apple & Facebook & Amazon & Microsoft & Baidu & Alibaba & Tencent & Xiaomi, IT platforms - verticalization by Google & Apple & Facebook & Amazon & Microsoft & Baidu & Alibaba & Tencent & Xiaomi, ICT platforms - verticalization by Google & Apple & Facebook & Amazon & Microsoft & Baidu & Alibaba & Tencent & Xiaomi, socioeconomic dominance of ICT platforms - by Google & Apple & Facebook & Amazon & Microsoft & Baidu & Alibaba & Tencent & Xiaomi, socioeconomic dominance of IT platforms - by Google & Apple & Facebook & Amazon & Microsoft & Baidu & Alibaba & Tencent & Xiaomi, socioeconomic dominance of computing platforms - by Google & Apple & Facebook & Amazon & Microsoft & Baidu & Alibaba & Tencent & Xiaomi, computing platforms - socioeconomic dominance by Google & Apple & Facebook & Amazon & Microsoft & Baidu & Alibaba & Tencent & Xiaomi, ICT platforms - socioeconomic dominance by Google & Apple & Facebook & Amazon & Microsoft & Baidu & Alibaba & Tencent & Xiaomi, IT platforms - socioeconomic dominance by Google & Apple & Facebook & Amazon & Microsoft & Baidu & Alibaba & Tencent & Xiaomi, open-source software, open-source software development, open-source hardware, open-source IC designs, open-source ISA, free & open-source software, free & open-source hardware, free & open-source computer systems, free & open-source cyber-physical systems, trustworthy software, trustworthy VLSI design, trustworthy computing, trustworthy hardware, trustworthy cyber-physical systems, trusted computing platforms, trusted computing systems, trusted hardware design, trusted cloud computing, design for hardware trust, design for trustworthiness, design for trustworthy software, data centers, data center computing, technological ecosystems, machine learning ecosystem, digital ecosystems, cloud computing ecosystems, ML ecosystem, IT ecosystems, technology roadmaps, technology roadmapping, semiconductor technology roadmap predictions, 3-D stacking technology, 3-D IC stacking, 3-D chip stacking, end of Moore's law, impending end of Moore's law, more Moore, more Moore challenges, more than Moore, more than Moore analysis, more than Moore devices, more than Moore heterogeneous integration, more than Moore technologies, Moore's law, transistor scaling, technology scaling, technology scaling challenges, technology scaling effects, scaling CMOS technology, CMOS scaling challenges, cryogenic computing, quantum computers, quantum computing, silicon photonics, photonics, photonic processors, photonic integrated circuits, photonic ICs, integrated photonics, integrated silicon photonics, CMOS photonics, VLSI photonics, optical computer architecture, optical computing, optical data center network architecture, optical data center networks, optoelectronics, optoelectronic systems, optoelectronic technology, optoelectronic processors, optoelectronic architecture, optoelectronic computers, optoelectronic computing, synthetic biology, flexible hardware, flexible electronics, printed electronics, memory-driven computing, memory-centric computation, memory-based computing, memory-based computing hardware, in-memory computing for hardware acceleration, in-memory computing, heterogeneous many-core processors, heterogeneous many-core processor architectures, heterogeneous multi-core processor architectures, heterogeneous multicore processors, special-purpose hardware accelerators, hardware accelerators, hardware accelerators - application-specific, hardware accelerators - domain-specific, hardware accelerators for deep learning, hardware accelerators for machine learning, hardware acceleration via in-memory computing, hardware acceleration for deep learning, hardware acceleration for machine learning, hardware acceleration, energy-efficient customizable hardware acceleration, energy-efficient customizable hardware accelerators, energy-efficient customized reconfigurable accelerators, customizable hardware acceleration, customizable hardware accelerators, customized reconfigurable accelerators, data center accelerators, application-specific hardware accelerators, AI acceleration, AI accelerators, near-memory computing, hardware/software co-design of ANN systems, hardware/software co-design of machine learning systems, NVM, nonvolatile memory system, nonvolatile in-memory computing, nonvolatile memories, non-volatile memories, non-volatile in-memory computing, neuromorphic processor architecture, neuromorphic processors, neuromorphic computing, neuromorphic VLSI systems, neuro-inspired computing, reservoir computing, machine learning for EDA, machine learning in EDA, machine learning in design automation, machine learning systems - ethical risks, machine learning - moral & ethical aspects, ethics regarding machine learning, ethics regarding technology, ethics regarding AI, ethics regarding Big Data analytics, ethics regarding ML, ethics regarding data science, ethics in technology, ethics in machine learning, ethics in data science, ethics in engineering, ethics in AI, ethics in ICT, ethics in IT, ethics in ML, ethics for data science, ethics for data scientists, ethical issues with AI, ethical issues with IT, ethical issues with ML, ethical issues with data science, ethical issues with machine learning, engineering ethics, cyber ethics, data science ethics, computing ethics, code of ethics, behavioral & ethical standards, IT - ethical aspects, IT industry - moral & ethical aspects, AI - moral & ethical aspects, AI systems - ethical & potentially existential risks, AI systems - ethical risks, HPC systems, HPC applications, HPC data centers, HPC programming, HPC, IT - socioeconomic impact, ICT - socioeconomic impact, socioeconomic impact of computing, socioeconomic impact of technology, socioeconomic impact of the Internet, socioeconomic impact of IT, socioeconomic impact of ICT, IT - social impact, ICT - social impact, social impact of computing, social impact of technology, social impact of the Internet, social impact of IT, social impact of ICT, IT - economic impact, ICT - economic impact, economic impact of computing, economic impact of technology, economic impact of the Internet, economic impact of IT, economic impact of ICT, impact of IT on society, impact of ICT on society, impact of computing on society, impact of IT on society - privacy erosion & fake news & divide and conquer, impact of ICT on society - privacy erosion & fake news & divide and conquer, impact of computing on society - privacy erosion & fake news & divide and conquer, fake news, fake/biased news, alternative facts, disinformation online, falsehoods, disinformation, half-truths, partial-truths, hoaxes, echo chamber, circular sourcing, deception, Internet manipulation, circular reporting, false confirmation, confirmation bias, gaslighting, post-truth politics, post-factual politics},
 month = {January},
 number = {},
 title = {{HiPEAC} Vision 2019: High Performance and Embedded Architecture and Compilation},
 url = {https://www.hipeac.net/vision/2019/},
 year = {2019}
}

@techreport{Duranton2021,
 address = {Ghent, Belgium},
 annote = {When citing from this entry, shift the names of the authors from the author field to the editor field.},
 author = {Marc Duranton and Koen {De Bosschere} and Bart Coppens and Christian Gamrat and Thomas Hoberg and Harm Munk and Catherine Roderick and Tullio Vardanega and Olivier Zendra},
 doi = {},
 howpublished = {Available online from {\it {HiPEAC}: {HiPEAC} Vision: {HiPEAC} Vision 2021} at: \url{https://www.hipeac.net/vision/#/latest/} and \url{https://www.hipeac.net/vision/2021/}; April 7, 2021 was the last accessed date},
 institution = {European Network of Excellence on High Performance and Embedded Architecture and Compilation},
 keywords = {networks of cyber-physical systems, cyber-physical systems, cyber-physical system design, cyber-physical systems - socioeconomic impact, socioeconomic impact of cyber-physical systems, continuum of computing, computing continuum, continuum of computing - enabling technologies, computing continuum - enabling technologies, extreme event prediction use cases, artificial intelligence, artificial intelligence trends, AI trends, trends in AI, trends in machine learning, trends in ML, machine learning trends, ML trends, distributed artificial intelligence, distributed AI, AI systems, omnipresent AI, AI for social good, ML for social good, ML, machine learning, machine learning systems, applications of machine learning, embedded machine learning, hardware machine learning, system security, secure systems, secure cyber-physical systems, secure computer systems, secure computer networks, information security, information systems security, IT systems security, hardware security, embedded system security, data security, cybersecurity systems, cybersecurity trends, cybersecurity, cyber-physical system security, computer security, computer network security, IoT security, IT security, computer system security, privacy, privacy analysis, IoT data privacy, IoT privacy, IoT privacy concerns, IoT-based security risks, IoT-based security threats, IoT-based vulnerabilities, IoT trends, IoT systems, IoT system architectures, IoT networking, IoT networking technologies, IoT devices, IoT environments, IoT, Internet of Things, quantum computing, quantum computers, quantum computation, silicon-based technologies, silicon-based devices, silicon-based ICs, silicon IC technology, AI for a better society, ML for a better society, COVID crisis, COVID-19 crisis, 2019-21 COVID-19 pandemic, 2019-21 COVID-19 pandemic - not just a public health crisis, 2019-21 COVID-19 pandemic - unfolding global tragedy, technological evolutions, impact of technological evolutions, technological evolutions - impact of, impact of technological evolutions- on people & society, undergraduate engineering education, undergraduate EE education, undergraduate CS education, undergraduate computer science education, undergraduate computer engineering education, undergraduate electrical engineering education, undergraduate EECS education, electrical engineering education, engineering education, computer science education, computer engineering education, ECE education, EE education, EECS education, CS education, CS undergraduate education, EECS undergraduate education, ECE undergraduate education, European CS education, European EECS education, European ECE education, European EE education, Europe - people-centric continent, Europe - human-centric continent, Europe - position in the world, software reuse, reuse strategy, reuse-driven software development, reuse design methodology, design for reuse, design reuse, code reuse, component reuse, IP reuse, IP reuse methodologies, IP reuse platform, open-source software, open-source software development, open-source hardware, open-source IC designs, open-source ISA, free & open-source software, free & open-source hardware, free & open-source computer systems, free & open-source cyber-physical systems, health care systems, health care informatics, health care information systems, health care cyber-physical systems, health care AI, health care ML},
 month = {January},
 number = {},
 title = {{HiPEAC} Vision 2021: High Performance Embedded Architecture and Compilation},
 url = {https://www.hipeac.net/vision/2021/},
 year = {2021}
}

@inproceedings{Esmaeilzadeh2011,
 address = {San Jose, {CA}},
 author = {Hadi Esmaeilzadeh and Emily Blem and Ren{\'{e}}e {St. Amant} and Karthikeyan Sankaralingam and Doug Burger},
 booktitle = {Proceedings of the $38^{th}$\ Annual International Symposium on Computer Architecture ({ISCA '11})},
 doi = {https://dx.doi.org/10.1145/2000064.2000108},
 keywords = {dark silicon, multi-core scaling},
 month = {June 4--8},
 organization = {{ACM} Special Interest Group on Computer Architecture and {IEEE} Computer Society ({TCCA})},
 pages = {365--376},
 publisher = {{ACM} Press},
 title = {Dark Silicon and the End of Multicore Scaling},
 url = {https://dx.doi.org/10.1145/2000064.2000108},
 year = {2011}
}

@article{Esmaeilzadeh2012,
 address = {Los Alamitos, {CA}},
 author = {Hadi Esmaeilzadeh and Emily Blem and Ren{\'{e}}e {St. Amant} and Karthikeyan Sankaralingam and Doug Burger},
 doi = {https://dx.doi.org/10.1109/MM.2012.17},
 journal = {{IEEE} Micro},
 keywords = {dark silicon, multi-core scaling},
 month = {May--June},
 number = {3},
 pages = {122--134},
 publisher = {{IEEE} Computer Society Press},
 title = {Dark Silicon and the End of Multicore Scaling},
 url = {https://dx.doi.org/10.1109/MM.2012.17},
 volume = {32},
 year = {2012}
}

@inproceedings{Fuchs2019,
 address = {Washington, {D.C.}},
 author = {Adi Fuchs and David Wentzlaff},
 booktitle = {Proceedings of the $25^{th}$\ {IEEE} Symposium on High-Performance Computer Architecture ({HPCA} 2019)},
 doi = {https://dx.doi.org/10.1109/HPCA.2019.00023},
 keywords = {special-purpose hardware accelerators, reconfigurable accelerators, reconfigurable hardware accelerators, AI acceleration, AI accelerators, FPGA acceleration, FPGA-based hardware accelerators, GPGPU-based software acceleration, GPU acceleration, acceleration co-processors, accelerators, application-specific hardware accelerators, customizable hardware acceleration, customizable hardware accelerators, customized reconfigurable accelerators, domain-specific accelerators, energy-efficient customizable hardware acceleration, energy-efficient customizable hardware accelerators, energy-efficient customized reconfigurable accelerators, hardware acceleration, hardware accelerators, accelerator wall},
 month = {February 16--20},
 organization = {Institute of Electrical and Electronics Engineers},
 pages = {1--14},
 publisher = {{IEEE} Computer Society Press},
 series = {},
 title = {The Accelerator Wall: Limits of Chip Specialization},
 volume = {},
 year = {2019}
}

@phdthesis{Gruss2017,
 address = {Graz, Styria, Austria},
 author = {Daniel Gruss},
 howpublished = {Available online from {\it Prof. Daniel Gruss's Web page} at: \url{https://gruss.cc/files/phd_thesis.pdf}; also, available from {\it arXiv: Computer Science: Cryptography and Security} at \url{https://arxiv.org/abs/1706.05973}; presentation slides are also available at \url{https://gruss.cc/files/oecg_2018.pdf} and \url{https://gruss.cc/files/cert_stammtisch.pdf}; May 15, 2019 was the last accessed date},
 keywords = {Spectre, Meltdown, software-based microarchitectural attacks, hardware security, hardware security attacks, memory security, processor security, security attacks, security-oriented processor architectures, hardware security - computer architecture, hardware security - processor architecture},
 month = {June},
 number = {},
 school = {Graz University of Technology},
 title = {Software-based Microarchitectural Attacks},
 url = {https://gruss.cc/files/phd_thesis.pdf},
 year = {2017}
}

@article{Haensch2006,
 address = {New York, {NY}},
 author = {Wilfried Haensch and Edward J. Nowak and Robert H. Dennard and P. M. Solomon and Andres Bryant and Omer H. Dokumaci and Arvind Kumar and Xinlin Wang and Jeffrey B. Johnson and Massimo V. Fischetti},
 doi = {https://dx.doi.org/10.1147/rd.504.0339},
 journal = {{IBM} Journal of Research and Development},
 keywords = {power-constrained device scaling, device performance, multi-gate devices},
 month = {July--September},
 number = {4--5},
 pages = {339--361},
 publisher = {{IBM} Corporation},
 title = {Silicon {CMOS} devices beyond scaling},
 url = {https://dx.doi.org/10.1147/rd.504.0339},
 volume = {50},
 year = {2006}
}

@book{Hennessy1990,
 address = {San Francisco, {CA}},
 annote = {Alternate order of co-authors, since the order between the front cover and title page (and copyright page) is different): David A. Patterson and John L. Hennessy.
pp. 427, Figure 8.18, Figure for the performance of DRAMs and CPUs over time.
[Hennessy1990-pp-427-Figure-8_18] indicates the memory wall problem, and calls it the "CPU-DRAM performance gap".
https://archive.org/details/lccn_1558800698/page/426/mode/2up
[Horowitz2023] by Mark Horowitz addresses this in the talk about the memory wall, CPU-DRAM performance gap, or processor-memory performance gap.},
 author = {John L. Hennessy and David A. Patterson},
 edition = {},
 keywords = {computer architecture, processor architecture, instruction set architectures, ISA, instruction set architectures - or ISA, instruction set principles, instruction set design, pipelining, pipelines, pipelined processors, pipelined computer architectures, memory hierarchy, memory hierarchy design, cache memories, cache performance, virtual memory, main memory, clusters, network topology, vector processors, computer arithmetic, Amdahl's law, DLX instruction set architecture, DLX ISA, MIPS instruction set architecture, MIPS ISA, SPARC instruction set architecture, SPARC ISA, Motorola M88000 instruction set architecture, Motorola M88000 ISA, Intel i860 instruction set architecture, Intel i860 ISA, processor-memory performance gap, CPU-DRAM performance gap, memory wall, central processing unit, CPU, central processing unit - or CPU, DRAM, dynamic random-access memory - or DRAM, dynamic random-access memory, dynamic RAM},
 publisher = {Morgan Kaufmann Publishers},
 series = {},
 title = {Computer Architecture: A Quantitative Approach},
 year = {1990}
}

@misc{Hennessy2018,
 address = {Silicon Valley, {CA}},
 author = {John Hennessy and David Patterson},
 howpublished = {Available online from {\it {IEEE} Consultants' Network of Silicon Valley ({IEEE-CNSV}): Events} at: \url{https://californiaconsultants.org/event/annual-cnsv-dinner-meeting-a-new-golden-age-for-computer-architecture/} and \url{https://californiaconsultants.org/wp-content/uploads/2018/04/CNSV-1806-Patterson.pdf}; July 20, 2018 was the last accessed date},
 keywords = {RISC-V processors, RISC-V ISA, domain-specific architecture, domain-specific languages, DSL, DSA, domain-specific accelerators, hardware accelerators, special-purpose hardware accelerators, accelerator-assisted architectures, hardware security, processor security, domain-specific hardware/software co-design, agile development, agile chip development, agile IC design, agile VLSI design, agile processor design, agile hardware design, agile embedded system design},
 month = {June 13},
 publisher = {{IEEE} Consultants' Network of Silicon Valley},
 school = {},
 title = {A New Golden Age for Computer Architecture: Domain-Specific Hardware/Software Co-Design, Enhanced Security, Open Instruction Sets, and Agile Chip Development},
 url = {https://californiaconsultants.org/event/annual-cnsv-dinner-meeting-a-new-golden-age-for-computer-architecture/},
 year = {2018}
}

@book{Hennessy2019,
 address = {Cambridge, {MA}},
 author = {John L. Hennessy and David A. Patterson},
 doi = {},
 edition = {Sixth},
 keywords = {classes of computers, computer architecture, power consumption trends in ICs, energy consumption trends in ICs, power consumption, energy consumption, cost trends, dependability, processor performance, computer performance, performance measurement, performance analysis, principles of computer design, trade-off between performance & price & power, memory hierarchy design, memory hierarchy, cache performance, memory technology, memory optimization, memory protection, virtual memory, virtual machines, instruction-level parallelism, ILP, compiler techniques for exposing ILP, branch prediction, branch cost reduction, data hazards, dynamic scheduling, hardware-based speculation, multi-instruction-issue processors, multiple instruction issue, static scheduling, instruction delivery, memory systems, multithreading, thread-level parallelism, TLP, throughput, data-level parallelism, DLP, vector architecture, vector processors, SIMD architecture, single instruction multiple data model, single instruction stream multiple data stream, GPU system architecture, GPUs, graphics processing units, graphics processors, SIMD instructions, SIMD instruction set extensions for multimedia, loop-level parallelism, crosscutting issues, ARM Cortex-A8, Intel Core i7, mobile processors, server GPUs, NVIDIA Tesla GPU, centralized shared-memory architectures, shared-memory architectures, SMA, symmetric shared-memory architectures, symmetric shared-memory multiprocessors, shared-memory multiprocessors, distributed shared-memory architecture, directory-based coherence, synchronization, memory consistency, multi-core processors, warehouse-scale computers, request-level parallelism, physical infrastructure of warehouse-scale computers, costs of warehouse-scale computers, instruction set principles, instruction set design, instruction set architectures, memory addressing, types of operands, size of operands, operations in the instruction set, instructions for control flow, encoding an instruction set, compilers, MIPS architecture, MIPS processors, cache optimization, pipelining, pipeline hazards, multicycle operations, storage systems, embedded systems, interconnection networks, VLIW architecture, very long instruction word architecture, EPIC, Explicitly Parallel Instruction Computing, large-scale multiprocessors, scientific computing, computational science, computer arithmetic, ISA, personal mobile devices, PMDs, data center computing, data centers, data center design & optimization, mobile devices, mobile computers, cloud computing, utility computing, application-level parallelism, Amdahl's law, microarchitecture, microarchitecture design, processor architecture, processor architecture design, domain-specific architecture, DSA, deep neural networks, DNNs, neuromorphic processor architecture, neuromorphic processors, neuromorphic VLSI systems, VLSI neural networks, VLSI implementation of ANN, VLSI ANNs, customizable hardware acceleration, customizable hardware accelerators, hardware acceleration, hardware accelerators, special-purpose hardware accelerators, data center accelerators, embedded image processing, image processing circuits, image processing embedded systems, image processors, VLSI image processing systems},
 month = {},
 publisher = {Morgan Kaufmann},
 series = {The Morgan Kaufmann Series in Computer Architecture and Design},
 title = {Computer Architecture: A Quantitative Approach},
 volume = {},
 year = {2019}
}

@misc{Horowitz2023,
 address = {San Bruno, {CA}},
 annote = {ISSCC refers to the International Solid-State Circuits Conference.
The Student Research Preview (SRP) will highlight selected student research projects in progress. The SRP will include an inspirational lecture by Professor Mark Horowitz (Stanford University).},
 author = {Mark Horowitz},
 howpublished = {Available online from {\it {YouTube}: {ISSCC} Videos}, between 19:15 and 20:08, at: \url{https://www.youtube.com/watch?v=6S197Jrd5N0&t=1185s} and \url{https://youtu.be/6S197Jrd5N0?t=1185}; March 1, 2023 was the last accessed date},
 keywords = {processor-memory performance gap, CPU-DRAM performance gap, memory wall, central processing unit, CPU, central processing unit - or CPU, DRAM, dynamic random-access memory - or DRAM, dynamic random-access memory, dynamic RAM},
 month = {February 27},
 publisher = {Google {LLC}},
 school = {},
 title = {{ISSCC} 2023: Student Research Preview Plenary Talk},
 url = {https://www.youtube.com/watch?v=6S197Jrd5N0&t=1190s},
 year = {2023}
}

@misc{HSAFoundationAdministration2016,
 address = {Beaverton, {OR}},
 author = {{HSA Foundation Administration}},
 howpublished = {Available online from {\it Heterogeneous System Architecture (HSA) Foundation} at: \url{http://www.hsafoundation.com/}; July 27, 2016 was the last accessed date},
 keywords = {heterogeneous computer systems, heterogeneous computing, heterogeneous computing environment, heterogeneous embedded systems, heterogeneous distributed systems, heterogeneous exascale computer systems, heterogeneous FPGA architecture, heterogeneous integrated systems, heterogeneous many-core processor architectures, heterogeneous many-core processors, heterogeneous memory systems, heterogeneous MoCs, heterogeneous MPSoC, heterogeneous multi-core processor architectures, heterogeneous multicore processors, heterogeneous multiprocessing, heterogeneous parallel computing, heterogeneous parallel embedded systems, heterogeneous parallelism, heterogeneous platform system architecture, heterogeneous platforms, heterogeneous processor architectures, heterogeneous processors, heterogeneous real-time embedded systems, heterogeneous reconfigurable architectures, heterogeneous shared memory multiprocessors, heterogeneous soft multi-core processors, heterogeneous system architecture, heterogeneous systems, heterogeneous VLSI systems},
 publisher = {Heterogeneous System Architecture (HSA) Foundation},
 title = {Heterogeneous System Architecture (HSA) Foundation},
 url = {http://www.hsafoundation.com/},
 year = {2016}
}

@book{Hurson2018,
 address = {Cambridge, {MA}},
 author = {Ali R. Hurson and Hamid {Sarbazi-Azad}},
 doi = {},
 edition = {},
 keywords = {system-on-chip, SoC, SoC design, SoC platform, dark silicon, CMP, CMP microarchitecture, chip multiprocessor architectures, chip multiprocessors, single-chip multiprocessors, processor allocation, application mapping, application mapping to multi-processors, embedded application mapping, application mapping for CMPs, multi-objective optimization for application mapping for CMPs, CMP-based multi-objective optimization for processor allocation, resource management, dark silicon for processor allocation, dark silicon -aware resource management, many-core processors, dynamic power management, DPM, dynamic power management for dark silicon multi-core processors, network-on-chip, NoC, NoC topology, FPGA architecture, SRAM-based FPGA architecture},
 month = {},
 publisher = {Academic Press},
 series = {Advances in Computers},
 title = {Dark Silicon and Future On-chip Systems},
 url = {https://www.sciencedirect.com/bookseries/advances-in-computers/vol/110},
 volume = {110},
 year = {2018}
}

@book{Hwu2016,
 address = {Waltham, {MA}},
 annote = {When citing from this entry, shift the names of the authors from the author field to the editor field.},
 author = {{Wen-mei} W. Hwu},
 doi = {https://dx.doi.org/10.1016/C2012-0-07299-7},
 keywords = {heterogeneous processor architectures, heterogeneous processors, heterogeneous system architecture, HSA, heterogeneous shared memory multiprocessors, heterogeneous system architecture memory models, heterogeneous system architecture queueing models, virtual ISA, ISA, instruction set architectures, instruction set architecture models, heterogeneous system architecture context switching, heterogeneous platform system architecture, heterogeneous platforms, heterogeneous processors' run-time specifications, virtual parallel ISA, compiler architecture, compiler design, compiler back-end, compiler front-end, compiler optimization, compiler parallelization, compiler support, compilers, compilers for heterogeneous processors, platform atomics, task queue systems, static execution, dynamic execution, BFS, breadth-first search, data layout methods, data layout conversion, processor simulation, processor simulators, heterogeneous processor simulators},
 publisher = {Morgan Kaufmann},
 title = {Heterogeneous System Architecture: A New Compute Platform Infrastructure},
 year = {2016}
}

@article{Iwai2009,
 address = {Amsterdam, {The Netherlands}},
 author = {H. Iwai},
 doi = {https://dx.doi.org/10.1016/j.mee.2009.03.129},
 journal = {Microelectronic Engineering},
 keywords = {nanoscale CMOS technologies, ITRS, Dennard scaling},
 month = {July--September},
 number = {7--9},
 pages = {1520--1528},
 publisher = {Elsevier {B.V.}},
 title = {Roadmap for 22 nm and beyond (Invited Paper)},
 url = {https://dx.doi.org/10.1016/j.mee.2009.03.129},
 volume = {86},
 year = {2009}
}

@misc{Kelleher2022,
 address = {Santa Clara, {CA}},
 author = {Ann B. Kelleher},
 howpublished = {Available online from {\it Intel: Newsroom} at: \url{https://www.intel.com/content/www/us/en/newsroom/opinion/moore-law-now-and-in-the-future.html} and \url{https://download.intel.com/newsroom/2022/manufacturing/Intel-Moores-Law-Investor-Meeting-Paper-final.pdf}; February 17, 2023 was the last accessed date},
 keywords = {Moore's law, Moore's law - 3 eras of transistor scaling are geometrical scaling from the 1970s till the 1990s & equivalent scaling from the 2000s till the 2010s & 3-D power scaling from the 2020s till the 2030s, Moore's law scaling of integration value, more Moore, more Moore challenges},
 month = {February 22},
 publisher = {Intel Corporation},
 school = {},
 title = {Moore's Law -- Now and in the Future},
 url = {https://www.intel.com/content/www/us/en/newsroom/opinion/moore-law-now-and-in-the-future.html},
 year = {2022}
}

@incollection{Keshavarzi2007,
 address = {Boca Raton, {FL}},
 author = {Ali Keshavarzi},
 booktitle = {The {VLSI} Handbook},
 chapter = {21},
 doi = {},
 edition = {Second},
 howpublished = {},
 keywords = {technology scaling, technology scaling challenges, technology scaling effects, scaling CMOS technology, process technology scaling, process scaling, device scaling, challenges in process technology scaling, challenges in technology scaling, CMOS scaling challenges, Dennard scaling, Dennard scaling - end of, semiconductor process technology, semiconductor manufacturing process technology, process technology nodes, process technology, semiconductor manufacturing process technology - challenges in process technology scaling, power wall, power wall - exacerbated by the end of Dennard scaling, power-efficient electronics, power-efficient computer system, power-efficient ICs, power-aware computer systems, power-aware computing, power-aware VLSI design, power-aware VLSI verification, low-power processor design, low-power electronic design, low-power electronic system design, low-power computing, low-power circuit design, low-power VLSI system design, low-power VLSI design, design for low power, energy-efficient system-on-chip design, energy-efficient system-on-chips, energy-efficient pipelined circuits, energy-efficient pipelined electronic systems, energy-efficient processor core design, energy-efficient processor design, energy-efficient processors, energy-efficient electronic systems, energy-efficient embedded systems, energy-efficient digital circuits, energy-efficient computer system design, energy-efficient computer systems, energy-efficient computing, energy-efficient VLSI architecture, energy efficiency of CMOS VLSI systems, energy efficiency of VLSI systems, energy efficiency of digital CMOS ICs, energy efficiency of digital ICs},
 month = {},
 pages = {21-1 -- 21-25},
 publisher = {{CRC} Press},
 series = {The Electrical Engineering Handbook Series},
 title = {Technology Scaling and Low-Power Circuit Design},
 url = {},
 volume = {},
 year = {2007}
}

@misc{Lattner2021,
 address = {San Francisco, {CA}},
 author = {Chris Lattner and John Demme and Schuyler Eldridge and Andrew Young and Andrew Lenharth and Mike Urbach and Fabian Schuiki and Chris Gyurgyik and {other CIRCT contributors}},
 howpublished = {Available online from {\it {GitHub}: {LLVM}: circt} at: \url{https://github.com/llvm/circt}; September 15, 2021 was the last accessed date},
 keywords = {IR, intermediate representation, intermediate representation - for HDLs, intermediate representation - for circuits & electronic systems, intermediate representation - for circuits & electronic systems & computer architecture},
 month = {September 14},
 publisher = {{GitHub, Inc.}},
 school = {},
 title = {CIRCT: Circuit {IR} Compilers and Tools},
 url = {https://github.com/llvm/circt},
 year = {2021}
}

@book{Lopes2014,
 address = {Birmingham, West Midlands, West Midlands, England, {U.K.}},
 author = {Bruno Cardoso Lopes and Rafael Auler},
 doi = {},
 edition = {},
 keywords = {LLVM, Low-Level Virtual Machine, LLVM core libraries, intermediate representation, LLVM intermediate representation, IR, LLVM IR},
 month = {},
 publisher = {Packt Publishing},
 series = {Community Experience Distilled},
 title = {Getting Started with {LLVM} Core Libraries: Get to grips with {LLVM} essentials and use the core libraries to build advanced tools},
 volume = {},
 year = {2014}
}

@book{Pandey2015,
 address = {Birmingham, West Midlands, West Midlands, England, {U.K.}},
 author = {Mayur Pandey and Suyog Sarda},
 doi = {},
 edition = {},
 keywords = {LLVM, Low-Level Virtual Machine, intermediate representation, LLVM intermediate representation, IR, LLVM IR, dynamic translation, just-in-time compilation, JIT compilation, compiler front-end, lexical analysis, lexical analyzers, syntax analysis, syntax analyzer, parser development, parsers, intermediate representation transformation, IR transformation, code generation, target-independent code generation, instruction set architectures, machine code, code optimization, common subexpression elimination, compiler back-end, LLVM back-end, LLVM front-end},
 month = {},
 publisher = {Packt Publishing},
 series = {Quick answers to common problems},
 title = {{LLVM} Cookbook: Over 80 engaging recipes that will help you build a compiler frontend, optimizer, and code generator using {LLVM}},
 volume = {},
 year = {2015}
}

@book{Patterson2018b,
 address = {Berkeley, {CA}},
 author = {David Patterson and Andrew Waterman and Al{\'{i}} Lemus and Eduardo Corpe{\~{n}}o},
 doi = {},
 edition = {},
 howpublished = {Available online from {\it The {RISC-V} Reader: Official Spanish Translation} as Version 1.0.5 of the First Edition (in Spanish) at: \url{http://riscvbook.com/spanish/} and \url{http://riscvbook.com/spanish/guia-practica-de-risc-v-1.0.5.pdf}; January 6, 2020 was the last accessed date},
 keywords = {RISC-V ISA},
 month = {July 11},
 publisher = {Strawberry Canyon {LLC}},
 series = {},
 title = {The {RISC-V} Reader: An Open Architecture Atlas},
 url = {http://riscvbook.com/spanish/},
 volume = {},
 year = {2018}
}

@book{Rahmani2017,
 address = {Cham, Switzerland},
 author = {Amir M. Rahmani and Pasi Liljeberg and Ahmed Hemani and Axel Jantsch and Hannu Tenhunen},
 doi = {https://dx.doi.org/10.1007/978-3-319-31596-6},
 edition = {},
 keywords = {dark silicon, dark silicon -aware resource management, dim silicon, dark silicon - computer architectures mitigation, dim silicon - computer architectures mitigation, near-threshold computing, NTC, chip multiprocessor architectures, chip multiprocessors, CMP, CMP microarchitecture, coarse-grained reconfigurable architecture, CGRA, power-aware computer systems, power-aware computing, power management, run-time power management, network-on-chip, NoC, NoC architecture, heterogeneous processor architectures, heterogeneous processors, heterogeneous multiprocessors, heterogeneous system architecture, heterogeneous multi-core processor architectures, heterogeneous multicore processors, heterogeneous computer architecture, heterogeneous computer systems, heterogeneous computing, thermal-aware power management, thermal-aware power management - for thermal-aware power budgeting for many-core processor systems, reconfigurable architectures, reconfigurable computer architecture, reconfigurable processor architecture, processor architecture, microarchitecture design, multi-core processor architectures, many-core processor architectures, low-power microarchitecture techniques},
 month = {},
 publisher = {Springer International Publishing Switzerland},
 series = {},
 title = {The Dark Side of Silicon: Energy Efficient Computing in the Dark Silicon Era},
 volume = {},
 year = {2017}
}

@book{Sarda2015,
 address = {Birmingham, West Midlands, West Midlands, England, {U.K.}},
 author = {Suyog Sarda and Mayur Pandey},
 doi = {},
 edition = {},
 keywords = {LLVM, Low-Level Virtual Machine, intermediate representation, LLVM intermediate representation, IR, LLVM IR, intermediate representation transformation, IR transformation},
 month = {},
 publisher = {Packt Publishing},
 series = {Community Experience Distilled},
 title = {{LLVM} Essentials: Become familiar with the {LLVM} infrastructure and start using {LLVM} libraries to design a compiler},
 volume = {},
 year = {2015}
}

@phdthesis{Solihin2002,
 address = {Urbana, {IL}},
 author = {Yan Solihin},
 doi = {},
 howpublished = {Available online from {\it {ProQuest}: Dissertations {\rm \&}\ Theses} via {\it {ProQuest} Dissertations Publishing} at: \url{https://www.proquest.com/docview/305598472/305C0C7898EC4256PQ/1}; July 5, 2021 was the last accessed date},
 keywords = {memory wall, dynamic RAM, DRAM memory subsystems, DRAM design, DRAM architecture, DRAM, dynamic random-access memory, embedded DRAM, intelligent memory systems, intelligent memory architectures, memory-side correlation prefetching, memory-intensive code sections, code partitioning, affinity estimation, adaptive execution, overlapped execution, compiler directives, evaluation environment, static prediction, simulation environment & architecture, memory performance},
 month = {},
 number = {},
 school = {University of Illinois at Urbana-Champaign},
 title = {Improving Memory Performance Using Intelligent Memory},
 url = {https://www.proquest.com/docview/305598472/305C0C7898EC4256PQ/1},
 year = {2002}
}

@book{Szefer2018,
 address = {San Rafael, {CA}},
 author = {Jakub Szefer},
 doi = {https://dx.doi.org/10.2200/S00864ED1V01Y201807CAC045},
 edition = {},
 keywords = {processor architecture, processor architecture design, security-oriented processor architectures, secure processor architecture, secure processor architecture design, secure hardware, secure computer systems, secure embedded systems, hardware security, hardware security bug fixes, hardware security bugs},
 month = {October},
 publisher = {Morgan {\rm \&}\ Claypool Publishers},
 series = {Synthesis Lectures on Computer Architecture},
 title = {Principles of Secure Processor Architecture Design},
 volume = {},
 year = {2018}
}

@misc{Thompson2018,
 address = {Rochester, {NY}},
 author = {Neil Thompson and Svenja Spanuth},
 doi = {https://dx.doi.org/10.2139/ssrn.3287769},
 howpublished = {Available online from {\it SSRN} at: \url{https://ssrn.com/abstract=3287769} and \url{https://papers.ssrn.com/sol3/papers.cfm?abstract_id=3287769}; January 27, 2023 was the last accessed date},
 keywords = {domain-specific computing, domain-specific hardware/software co-design, domain-specific hardware accelerators, domain-specific accelerators, domain-specific architecture, domain-specific computer architecture, hardware/software co-design of domain-specific systems, co-design of domain-specific hardware/software systems, co-design of domain-specific hardware/software/network systems, general-purpose processors, general-purpose computing, hardware accelerators - application-specific, application-specific systems, application-specific processors, application-specific embedded systems, application-specific hardware, application-specific hardware accelerators, application-specific design space exploration},
 month = {November 20},
 publisher = {{SSRN}},
 school = {},
 title = {The Decline of Computers As a General Purpose Technology: Why Deep Learning and the End of Moore's Law are Fragmenting Computing},
 url = {https://dx.doi.org/10.2139/ssrn.3287769},
 year = {2018}
}

@article{Wulf1995,
 address = {New York, {NY}},
 author = {Wm. A. Wulf and Sally A. {McKee}},
 doi = {https://dx.doi.org/10.1145/216585.216588},
 journal = {{ACM SIGARCH} Computer Architecture News},
 keywords = {memory wall},
 month = {March},
 number = {1},
 pages = {20--24},
 publisher = {{ACM} Press},
 title = {Hitting the Memory Wall: Implications of the Obvious},
 url = {https://dx.doi.org/10.1145/216585.216588},
 volume = {23},
 year = {1995}
}
