# Generated from /home/mtdsousa/workspace/antlr4-verilog-python/extra/grammars-v4-2/verilog/verilog/VerilogPreParser.g4 by ANTLR 4.9
# encoding: utf-8
from antlr4 import *
from io import StringIO
import sys
if sys.version_info[1] > 5:
	from typing import TextIO
else:
	from typing.io import TextIO


def serializedATN():
    with StringIO() as buf:
        buf.write("\3\u608b\ua72a\u8133\ub9ed\u417c\u3be7\u7786\u5964\3\u00f0")
        buf.write("\u00d9\4\2\t\2\4\3\t\3\4\4\t\4\4\5\t\5\4\6\t\6\4\7\t\7")
        buf.write("\4\b\t\b\4\t\t\t\4\n\t\n\4\13\t\13\4\f\t\f\4\r\t\r\4\16")
        buf.write("\t\16\4\17\t\17\4\20\t\20\4\21\t\21\4\22\t\22\4\23\t\23")
        buf.write("\4\24\t\24\4\25\t\25\4\26\t\26\4\27\t\27\4\30\t\30\4\31")
        buf.write("\t\31\4\32\t\32\4\33\t\33\4\34\t\34\4\35\t\35\3\2\7\2")
        buf.write("<\n\2\f\2\16\2?\13\2\3\3\3\3\3\3\3\3\3\3\3\3\3\3\3\3\3")
        buf.write("\3\3\3\3\3\3\3\3\3\3\3\3\3\3\3\3\3\5\3R\n\3\3\4\3\4\3")
        buf.write("\4\3\4\3\5\3\5\3\5\3\6\3\6\3\6\3\6\3\7\3\7\3\7\3\b\3\b")
        buf.write("\3\b\3\t\3\t\3\t\3\t\3\t\7\tj\n\t\f\t\16\tm\13\t\3\t\5")
        buf.write("\tp\n\t\3\t\3\t\3\n\3\n\3\n\3\n\3\n\7\ny\n\n\f\n\16\n")
        buf.write("|\13\n\3\n\5\n\177\n\n\3\n\3\n\3\13\3\13\3\13\3\13\3\f")
        buf.write("\3\f\3\f\3\f\3\r\3\r\3\r\3\16\3\16\3\16\3\16\3\17\3\17")
        buf.write("\3\17\3\20\3\20\3\20\3\20\3\20\3\21\3\21\3\21\3\22\3\22")
        buf.write("\3\22\3\22\3\23\3\23\3\23\3\23\3\24\3\24\3\24\3\24\3\25")
        buf.write("\3\25\3\25\3\25\3\25\3\26\3\26\3\26\3\26\3\27\3\27\3\27")
        buf.write("\3\30\3\30\3\31\3\31\7\31\u00b9\n\31\f\31\16\31\u00bc")
        buf.write("\13\31\3\32\3\32\7\32\u00c0\n\32\f\32\16\32\u00c3\13\32")
        buf.write("\3\33\3\33\7\33\u00c7\n\33\f\33\16\33\u00ca\13\33\3\34")
        buf.write("\3\34\7\34\u00ce\n\34\f\34\16\34\u00d1\13\34\3\35\7\35")
        buf.write("\u00d4\n\35\f\35\16\35\u00d7\13\35\3\35\2\2\36\2\4\6\b")
        buf.write("\n\f\16\20\22\24\26\30\32\34\36 \"$&(*,.\60\62\64\668")
        buf.write("\2\2\2\u00da\2=\3\2\2\2\4Q\3\2\2\2\6S\3\2\2\2\bW\3\2\2")
        buf.write("\2\nZ\3\2\2\2\f^\3\2\2\2\16a\3\2\2\2\20d\3\2\2\2\22s\3")
        buf.write("\2\2\2\24\u0082\3\2\2\2\26\u0086\3\2\2\2\30\u008a\3\2")
        buf.write("\2\2\32\u008d\3\2\2\2\34\u0091\3\2\2\2\36\u0094\3\2\2")
        buf.write("\2 \u0099\3\2\2\2\"\u009c\3\2\2\2$\u00a0\3\2\2\2&\u00a4")
        buf.write("\3\2\2\2(\u00a8\3\2\2\2*\u00ad\3\2\2\2,\u00b1\3\2\2\2")
        buf.write(".\u00b4\3\2\2\2\60\u00ba\3\2\2\2\62\u00c1\3\2\2\2\64\u00c8")
        buf.write("\3\2\2\2\66\u00cf\3\2\2\28\u00d5\3\2\2\2:<\5\4\3\2;:\3")
        buf.write("\2\2\2<?\3\2\2\2=;\3\2\2\2=>\3\2\2\2>\3\3\2\2\2?=\3\2")
        buf.write("\2\2@R\5\6\4\2AR\5\b\5\2BR\5\n\6\2CR\5\f\7\2DR\5\16\b")
        buf.write("\2ER\5\20\t\2FR\5\22\n\2GR\5\24\13\2HR\5\26\f\2IR\5\30")
        buf.write("\r\2JR\5\32\16\2KR\5\34\17\2LR\5\36\20\2MR\5 \21\2NR\5")
        buf.write("\"\22\2OR\5$\23\2PR\5&\24\2Q@\3\2\2\2QA\3\2\2\2QB\3\2")
        buf.write("\2\2QC\3\2\2\2QD\3\2\2\2QE\3\2\2\2QF\3\2\2\2QG\3\2\2\2")
        buf.write("QH\3\2\2\2QI\3\2\2\2QJ\3\2\2\2QK\3\2\2\2QL\3\2\2\2QM\3")
        buf.write("\2\2\2QN\3\2\2\2QO\3\2\2\2QP\3\2\2\2R\5\3\2\2\2ST\7@\2")
        buf.write("\2TU\7\u00d5\2\2UV\7\u00e9\2\2V\7\3\2\2\2WX\7@\2\2XY\7")
        buf.write("\u00d6\2\2Y\t\3\2\2\2Z[\7@\2\2[\\\7\u00d7\2\2\\]\7\u00e9")
        buf.write("\2\2]\13\3\2\2\2^_\7@\2\2_`\7\u00dc\2\2`\r\3\2\2\2ab\7")
        buf.write("@\2\2bc\7\u00db\2\2c\17\3\2\2\2de\7@\2\2ef\7\u00de\2\2")
        buf.write("fg\5.\30\2gk\5\60\31\2hj\5(\25\2ih\3\2\2\2jm\3\2\2\2k")
        buf.write("i\3\2\2\2kl\3\2\2\2lo\3\2\2\2mk\3\2\2\2np\5*\26\2on\3")
        buf.write("\2\2\2op\3\2\2\2pq\3\2\2\2qr\5,\27\2r\21\3\2\2\2st\7@")
        buf.write("\2\2tu\7\u00df\2\2uv\5.\30\2vz\5\62\32\2wy\5(\25\2xw\3")
        buf.write("\2\2\2y|\3\2\2\2zx\3\2\2\2z{\3\2\2\2{~\3\2\2\2|z\3\2\2")
        buf.write("\2}\177\5*\26\2~}\3\2\2\2~\177\3\2\2\2\177\u0080\3\2\2")
        buf.write("\2\u0080\u0081\5,\27\2\u0081\23\3\2\2\2\u0082\u0083\7")
        buf.write("@\2\2\u0083\u0084\7\u00e0\2\2\u0084\u0085\7\u00e9\2\2")
        buf.write("\u0085\25\3\2\2\2\u0086\u0087\7@\2\2\u0087\u0088\7\u00e1")
        buf.write("\2\2\u0088\u0089\7\u00e9\2\2\u0089\27\3\2\2\2\u008a\u008b")
        buf.write("\7@\2\2\u008b\u008c\7\u00e2\2\2\u008c\31\3\2\2\2\u008d")
        buf.write("\u008e\7@\2\2\u008e\u008f\7\u00e3\2\2\u008f\u0090\7\u00e9")
        buf.write("\2\2\u0090\33\3\2\2\2\u0091\u0092\7@\2\2\u0092\u0093\7")
        buf.write("\u00e4\2\2\u0093\35\3\2\2\2\u0094\u0095\7@\2\2\u0095\u0096")
        buf.write("\7\u00d8\2\2\u0096\u0097\5.\30\2\u0097\u0098\58\35\2\u0098")
        buf.write("\37\3\2\2\2\u0099\u009a\7@\2\2\u009a\u009b\7\u00e8\2\2")
        buf.write("\u009b!\3\2\2\2\u009c\u009d\7@\2\2\u009d\u009e\7\u00e5")
        buf.write("\2\2\u009e\u009f\7\u00e9\2\2\u009f#\3\2\2\2\u00a0\u00a1")
        buf.write("\7@\2\2\u00a1\u00a2\7\u00e6\2\2\u00a2\u00a3\7\u00e9\2")
        buf.write("\2\u00a3%\3\2\2\2\u00a4\u00a5\7@\2\2\u00a5\u00a6\7\u00e7")
        buf.write("\2\2\u00a6\u00a7\5.\30\2\u00a7\'\3\2\2\2\u00a8\u00a9\7")
        buf.write("@\2\2\u00a9\u00aa\7\u00da\2\2\u00aa\u00ab\5.\30\2\u00ab")
        buf.write("\u00ac\5\64\33\2\u00ac)\3\2\2\2\u00ad\u00ae\7@\2\2\u00ae")
        buf.write("\u00af\7\u00d9\2\2\u00af\u00b0\5\66\34\2\u00b0+\3\2\2")
        buf.write("\2\u00b1\u00b2\7@\2\2\u00b2\u00b3\7\u00dd\2\2\u00b3-\3")
        buf.write("\2\2\2\u00b4\u00b5\7\u00ea\2\2\u00b5/\3\2\2\2\u00b6\u00b9")
        buf.write("\7\u00f0\2\2\u00b7\u00b9\5\4\3\2\u00b8\u00b6\3\2\2\2\u00b8")
        buf.write("\u00b7\3\2\2\2\u00b9\u00bc\3\2\2\2\u00ba\u00b8\3\2\2\2")
        buf.write("\u00ba\u00bb\3\2\2\2\u00bb\61\3\2\2\2\u00bc\u00ba\3\2")
        buf.write("\2\2\u00bd\u00c0\7\u00f0\2\2\u00be\u00c0\5\4\3\2\u00bf")
        buf.write("\u00bd\3\2\2\2\u00bf\u00be\3\2\2\2\u00c0\u00c3\3\2\2\2")
        buf.write("\u00c1\u00bf\3\2\2\2\u00c1\u00c2\3\2\2\2\u00c2\63\3\2")
        buf.write("\2\2\u00c3\u00c1\3\2\2\2\u00c4\u00c7\7\u00f0\2\2\u00c5")
        buf.write("\u00c7\5\4\3\2\u00c6\u00c4\3\2\2\2\u00c6\u00c5\3\2\2\2")
        buf.write("\u00c7\u00ca\3\2\2\2\u00c8\u00c6\3\2\2\2\u00c8\u00c9\3")
        buf.write("\2\2\2\u00c9\65\3\2\2\2\u00ca\u00c8\3\2\2\2\u00cb\u00ce")
        buf.write("\7\u00f0\2\2\u00cc\u00ce\5\4\3\2\u00cd\u00cb\3\2\2\2\u00cd")
        buf.write("\u00cc\3\2\2\2\u00ce\u00d1\3\2\2\2\u00cf\u00cd\3\2\2\2")
        buf.write("\u00cf\u00d0\3\2\2\2\u00d0\67\3\2\2\2\u00d1\u00cf\3\2")
        buf.write("\2\2\u00d2\u00d4\7\u00ee\2\2\u00d3\u00d2\3\2\2\2\u00d4")
        buf.write("\u00d7\3\2\2\2\u00d5\u00d3\3\2\2\2\u00d5\u00d6\3\2\2\2")
        buf.write("\u00d69\3\2\2\2\u00d7\u00d5\3\2\2\2\21=Qkoz~\u00b8\u00ba")
        buf.write("\u00bf\u00c1\u00c6\u00c8\u00cd\u00cf\u00d5")
        return buf.getvalue()


class VerilogPreParser ( Parser ):

    grammarFileName = "VerilogPreParser.g4"

    atn = ATNDeserializer().deserialize(serializedATN())

    decisionsToDFA = [ DFA(ds, i) for i, ds in enumerate(atn.decisionToState) ]

    sharedContextCache = PredictionContextCache()

    literalNames = [ "<INVALID>", "'!'", "'!='", "'!=='", "'\"'", "'#'", 
                     "'$'", "'$fullskew'", "'$hold'", "'$nochange'", "'$period'", 
                     "'$recovery'", "'$recrem'", "'$removal'", "'$setup'", 
                     "'$setuphold'", "'$skew'", "'$timeskew'", "'$width'", 
                     "'%'", "'&'", "'&&'", "'&&&'", "'('", "')'", "'*'", 
                     "'**'", "'*/'", "'*>'", "'+'", "'+:'", "','", "'-'", 
                     "'-:'", "'->'", "'-incdir'", "'.'", "'/'", "'/*'", 
                     "'//'", "':'", "';'", "'<'", "'<<'", "'<<<'", "'<='", 
                     "'='", "'=='", "'==='", "'=>'", "'>'", "'>='", "'>>'", 
                     "'>>>'", "'?'", "'@'", "'PATHPULSE$'", "'['", "'''", 
                     "']'", "'^'", "'^~'", "<INVALID>", "'always'", "'and'", 
                     "'assign'", "'automatic'", "'begin'", "'buf'", "'bufif0'", 
                     "'bufif1'", "'case'", "'casex'", "'casez'", "'cell'", 
                     "'cmos'", "'config'", "'deassign'", "'default'", "'defparam'", 
                     "'design'", "'disable'", "'edge'", "'else'", "'end'", 
                     "'endcase'", "'endconfig'", "'endfunction'", "'endgenerate'", 
                     "'endmodule'", "'endprimitive'", "'endspecify'", "'endtable'", 
                     "'endtask'", "'event'", "'for'", "'force'", "'forever'", 
                     "'fork'", "'function'", "'generate'", "'genvar'", "'highz0'", 
                     "'highz1'", "'if'", "'ifnone'", "'include'", "'initial'", 
                     "'inout'", "'input'", "'instance'", "'integer'", "'join'", 
                     "'large'", "'liblist'", "'library'", "'localparam'", 
                     "'macromodule'", "'medium'", "'module'", "'nand'", 
                     "'negedge'", "'nmos'", "'nor'", "'noshowcancelled'", 
                     "'not'", "'notif0'", "'notif1'", "'or'", "'output'", 
                     "'parameter'", "'pmos'", "'posedge'", "'primitive'", 
                     "'pull0'", "'pull1'", "'pulldown'", "'pullup'", "'pulsestyle_ondetect'", 
                     "'pulsestyle_onevent'", "'rcmos'", "'real'", "'realtime'", 
                     "'reg'", "'release'", "'repeat'", "'rnmos'", "'rpmos'", 
                     "'rtran'", "'rtranif0'", "'rtranif1'", "'scalared'", 
                     "'showcancelled'", "'signed'", "'small'", "'specify'", 
                     "'specparam'", "'strong0'", "'strong1'", "'supply0'", 
                     "'supply1'", "'table'", "'task'", "'time'", "'tran'", 
                     "'tranif0'", "'tranif1'", "'tri'", "'tri0'", "'tri1'", 
                     "'triand'", "'trior'", "'trireg'", "'use'", "'uwire'", 
                     "'vectored'", "'wait'", "'wand'", "'weak0'", "'weak1'", 
                     "'while'", "'wire'", "'wor'", "'xnor'", "'xor'", "'{'", 
                     "'|'", "'||'", "'}'", "'~'", "'~&'", "'~^'", "'~|'", 
                     "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                     "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                     "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                     "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                     "<INVALID>", "<INVALID>", "<INVALID>", "'celldefine'", 
                     "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                     "'end_keywords'", "'endcelldefine'", "<INVALID>", "<INVALID>", 
                     "<INVALID>", "<INVALID>", "<INVALID>", "'nounconnected_drive'", 
                     "<INVALID>", "'resetall'" ]

    symbolicNames = [ "<INVALID>", "EM", "EMEQ", "EMEQEQ", "DQ", "HA", "DL", 
                      "DLFULLSKEW", "DLHOLD", "DLNOCHANGE", "DLPERIOD", 
                      "DLRECOVERY", "DLRECREM", "DLREMOVAL", "DLSETUP", 
                      "DLSETUPHOLD", "DLSKEW", "DLTIMESKEW", "DLWIDTH", 
                      "MO", "AM", "AMAM", "AMAMAM", "LP", "RP", "AS", "ASAS", 
                      "ASSL", "ASGT", "PL", "PLCL", "CO", "MI", "MICL", 
                      "MIGT", "MIINCDIR", "DT", "SL", "SLAS", "SLSL", "CL", 
                      "SC", "LT", "LTLT", "LTLTLT", "LTEQ", "EQ", "EQEQ", 
                      "EQEQEQ", "EQGT", "GT", "GTEQ", "GTGT", "GTGTGT", 
                      "QM", "AT", "PATHPULSEDL", "LB", "BSAP", "RB", "CA", 
                      "CATI", "GA", "ALWAYS", "AND", "ASSIGN", "AUTOMATIC", 
                      "BEGIN", "BUF", "BUFIFZERO", "BUFIFONE", "CASE", "CASEX", 
                      "CASEZ", "CELL", "CMOS", "CONFIG", "DEASSIGN", "DEFAULT", 
                      "DEFPARAM", "DESIGN", "DISABLE", "EDGE", "ELSE", "END", 
                      "ENDCASE", "ENDCONFIG", "ENDFUNCTION", "ENDGENERATE", 
                      "ENDMODULE", "ENDPRIMITIVE", "ENDSPECIFY", "ENDTABLE", 
                      "ENDTASK", "EVENT", "FOR", "FORCE", "FOREVER", "FORK", 
                      "FUNCTION", "GENERATE", "GENVAR", "HIGHZZERO", "HIGHZONE", 
                      "IF", "IFNONE", "INCLUDE", "INITIAL", "INOUT", "INPUT", 
                      "INSTANCE", "INTEGER", "JOIN", "LARGE", "LIBLIST", 
                      "LIBRARY", "LOCALPARAM", "MACROMODULE", "MEDIUM", 
                      "MODULE", "NAND", "NEGEDGE", "NMOS", "NOR", "NOSHOWCANCELLED", 
                      "NOT", "NOTIFZERO", "NOTIFONE", "OR", "OUTPUT", "PARAMETER", 
                      "PMOS", "POSEDGE", "PRIMITIVE", "PULLZERO", "PULLONE", 
                      "PULLDOWN", "PULLUP", "PULSESTYLE_ONDETECT", "PULSESTYLE_ONEVENT", 
                      "RCMOS", "REAL", "REALTIME", "REG", "RELEASE", "REPEAT", 
                      "RNMOS", "RPMOS", "RTRAN", "RTRANIFZERO", "RTRANIFONE", 
                      "SCALARED", "SHOWCANCELLED", "SIGNED", "SMALL", "SPECIFY", 
                      "SPECPARAM", "STRONGZERO", "STRONGONE", "SUPPLYZERO", 
                      "SUPPLYONE", "TABLE", "TASK", "TIME", "TRAN", "TRANIFZERO", 
                      "TRANIFONE", "TRI", "TRIZERO", "TRIONE", "TRIAND", 
                      "TRIOR", "TRIREG", "USE", "UWIRE", "VECTORED", "WAIT", 
                      "WAND", "WEAKZERO", "WEAKONE", "WHILE", "WIRE", "WOR", 
                      "XNOR", "XOR", "LC", "VL", "VLVL", "RC", "TI", "TIAM", 
                      "TICA", "TIVL", "DECIMAL_NUMBER", "BINARY_NUMBER", 
                      "OCTAL_NUMBER", "HEX_NUMBER", "REAL_NUMBER", "STRING", 
                      "COMMENT", "ESCAPED_IDENTIFIER", "SIMPLE_IDENTIFIER", 
                      "SYSTEM_TF_IDENTIFIER", "WHITE_SPACE", "FILE_PATH_SPEC", 
                      "INIT_VAL", "OUTPUT_SYMBOL", "LEVEL_SYMBOL", "EDGE_SYMBOL", 
                      "EDGE_DESCRIPTOR", "SCALAR_CONSTANT", "BEGIN_KEYWORDS_DIRECTIVE", 
                      "CELLDEFINE_DIRECTIVE", "DEFAULT_NETTYPE_DIRECTIVE", 
                      "DEFINE_DIRECTIVE", "ELSE_DIRECTIVE", "ELSIF_DIRECTIVE", 
                      "END_KEYWORDS_DIRECTIVE", "ENDCELLDEFINE_DIRECTIVE", 
                      "ENDIF_DIRECTIVE", "IFDEF_DIRECTIVE", "IFNDEF_DIRECTIVE", 
                      "INCLUDE_DIRECTIVE", "LINE_DIRECTIVE", "NOUNCONNECTED_DRIVE_DIRECTIVE", 
                      "PRAGMA_DIRECTIVE", "RESETALL_DIRECTIVE", "TIMESCALE_DIRECTIVE", 
                      "UNCONNECTED_DRIVE_DIRECTIVE", "UNDEF_DIRECTIVE", 
                      "MACRO_USAGE", "DIRECTIVE_TEXT", "DIRECTIVE_IDENTIFIER", 
                      "DIRECTIVE_COMMENT", "DIRECTIVE_WHITE_SPACE", "DIRECTIVE_NEWLINE", 
                      "MACRO_TEXT", "MT_ESC_NEWLINE", "SOURCE_TEXT" ]

    RULE_source_text = 0
    RULE_compiler_directive = 1
    RULE_begin_keywords_directive = 2
    RULE_celldefine_directive = 3
    RULE_default_nettype_directive = 4
    RULE_endcelldefine_directive = 5
    RULE_end_keywords_directive = 6
    RULE_ifdef_directive = 7
    RULE_ifndef_directive = 8
    RULE_include_directive = 9
    RULE_line_directive = 10
    RULE_nounconnected_drive_directive = 11
    RULE_pragma_directive = 12
    RULE_resetall_directive = 13
    RULE_text_macro_definition = 14
    RULE_text_macro_usage = 15
    RULE_timescale_directive = 16
    RULE_unconnected_drive_directive = 17
    RULE_undef_directive = 18
    RULE_elsif_directive = 19
    RULE_else_directive = 20
    RULE_endif_directive = 21
    RULE_text_macro_identifier = 22
    RULE_ifdef_group_of_lines = 23
    RULE_ifndef_group_of_lines = 24
    RULE_elsif_group_of_lines = 25
    RULE_else_group_of_lines = 26
    RULE_macro_text = 27

    ruleNames =  [ "source_text", "compiler_directive", "begin_keywords_directive", 
                   "celldefine_directive", "default_nettype_directive", 
                   "endcelldefine_directive", "end_keywords_directive", 
                   "ifdef_directive", "ifndef_directive", "include_directive", 
                   "line_directive", "nounconnected_drive_directive", "pragma_directive", 
                   "resetall_directive", "text_macro_definition", "text_macro_usage", 
                   "timescale_directive", "unconnected_drive_directive", 
                   "undef_directive", "elsif_directive", "else_directive", 
                   "endif_directive", "text_macro_identifier", "ifdef_group_of_lines", 
                   "ifndef_group_of_lines", "elsif_group_of_lines", "else_group_of_lines", 
                   "macro_text" ]

    EOF = Token.EOF
    EM=1
    EMEQ=2
    EMEQEQ=3
    DQ=4
    HA=5
    DL=6
    DLFULLSKEW=7
    DLHOLD=8
    DLNOCHANGE=9
    DLPERIOD=10
    DLRECOVERY=11
    DLRECREM=12
    DLREMOVAL=13
    DLSETUP=14
    DLSETUPHOLD=15
    DLSKEW=16
    DLTIMESKEW=17
    DLWIDTH=18
    MO=19
    AM=20
    AMAM=21
    AMAMAM=22
    LP=23
    RP=24
    AS=25
    ASAS=26
    ASSL=27
    ASGT=28
    PL=29
    PLCL=30
    CO=31
    MI=32
    MICL=33
    MIGT=34
    MIINCDIR=35
    DT=36
    SL=37
    SLAS=38
    SLSL=39
    CL=40
    SC=41
    LT=42
    LTLT=43
    LTLTLT=44
    LTEQ=45
    EQ=46
    EQEQ=47
    EQEQEQ=48
    EQGT=49
    GT=50
    GTEQ=51
    GTGT=52
    GTGTGT=53
    QM=54
    AT=55
    PATHPULSEDL=56
    LB=57
    BSAP=58
    RB=59
    CA=60
    CATI=61
    GA=62
    ALWAYS=63
    AND=64
    ASSIGN=65
    AUTOMATIC=66
    BEGIN=67
    BUF=68
    BUFIFZERO=69
    BUFIFONE=70
    CASE=71
    CASEX=72
    CASEZ=73
    CELL=74
    CMOS=75
    CONFIG=76
    DEASSIGN=77
    DEFAULT=78
    DEFPARAM=79
    DESIGN=80
    DISABLE=81
    EDGE=82
    ELSE=83
    END=84
    ENDCASE=85
    ENDCONFIG=86
    ENDFUNCTION=87
    ENDGENERATE=88
    ENDMODULE=89
    ENDPRIMITIVE=90
    ENDSPECIFY=91
    ENDTABLE=92
    ENDTASK=93
    EVENT=94
    FOR=95
    FORCE=96
    FOREVER=97
    FORK=98
    FUNCTION=99
    GENERATE=100
    GENVAR=101
    HIGHZZERO=102
    HIGHZONE=103
    IF=104
    IFNONE=105
    INCLUDE=106
    INITIAL=107
    INOUT=108
    INPUT=109
    INSTANCE=110
    INTEGER=111
    JOIN=112
    LARGE=113
    LIBLIST=114
    LIBRARY=115
    LOCALPARAM=116
    MACROMODULE=117
    MEDIUM=118
    MODULE=119
    NAND=120
    NEGEDGE=121
    NMOS=122
    NOR=123
    NOSHOWCANCELLED=124
    NOT=125
    NOTIFZERO=126
    NOTIFONE=127
    OR=128
    OUTPUT=129
    PARAMETER=130
    PMOS=131
    POSEDGE=132
    PRIMITIVE=133
    PULLZERO=134
    PULLONE=135
    PULLDOWN=136
    PULLUP=137
    PULSESTYLE_ONDETECT=138
    PULSESTYLE_ONEVENT=139
    RCMOS=140
    REAL=141
    REALTIME=142
    REG=143
    RELEASE=144
    REPEAT=145
    RNMOS=146
    RPMOS=147
    RTRAN=148
    RTRANIFZERO=149
    RTRANIFONE=150
    SCALARED=151
    SHOWCANCELLED=152
    SIGNED=153
    SMALL=154
    SPECIFY=155
    SPECPARAM=156
    STRONGZERO=157
    STRONGONE=158
    SUPPLYZERO=159
    SUPPLYONE=160
    TABLE=161
    TASK=162
    TIME=163
    TRAN=164
    TRANIFZERO=165
    TRANIFONE=166
    TRI=167
    TRIZERO=168
    TRIONE=169
    TRIAND=170
    TRIOR=171
    TRIREG=172
    USE=173
    UWIRE=174
    VECTORED=175
    WAIT=176
    WAND=177
    WEAKZERO=178
    WEAKONE=179
    WHILE=180
    WIRE=181
    WOR=182
    XNOR=183
    XOR=184
    LC=185
    VL=186
    VLVL=187
    RC=188
    TI=189
    TIAM=190
    TICA=191
    TIVL=192
    DECIMAL_NUMBER=193
    BINARY_NUMBER=194
    OCTAL_NUMBER=195
    HEX_NUMBER=196
    REAL_NUMBER=197
    STRING=198
    COMMENT=199
    ESCAPED_IDENTIFIER=200
    SIMPLE_IDENTIFIER=201
    SYSTEM_TF_IDENTIFIER=202
    WHITE_SPACE=203
    FILE_PATH_SPEC=204
    INIT_VAL=205
    OUTPUT_SYMBOL=206
    LEVEL_SYMBOL=207
    EDGE_SYMBOL=208
    EDGE_DESCRIPTOR=209
    SCALAR_CONSTANT=210
    BEGIN_KEYWORDS_DIRECTIVE=211
    CELLDEFINE_DIRECTIVE=212
    DEFAULT_NETTYPE_DIRECTIVE=213
    DEFINE_DIRECTIVE=214
    ELSE_DIRECTIVE=215
    ELSIF_DIRECTIVE=216
    END_KEYWORDS_DIRECTIVE=217
    ENDCELLDEFINE_DIRECTIVE=218
    ENDIF_DIRECTIVE=219
    IFDEF_DIRECTIVE=220
    IFNDEF_DIRECTIVE=221
    INCLUDE_DIRECTIVE=222
    LINE_DIRECTIVE=223
    NOUNCONNECTED_DRIVE_DIRECTIVE=224
    PRAGMA_DIRECTIVE=225
    RESETALL_DIRECTIVE=226
    TIMESCALE_DIRECTIVE=227
    UNCONNECTED_DRIVE_DIRECTIVE=228
    UNDEF_DIRECTIVE=229
    MACRO_USAGE=230
    DIRECTIVE_TEXT=231
    DIRECTIVE_IDENTIFIER=232
    DIRECTIVE_COMMENT=233
    DIRECTIVE_WHITE_SPACE=234
    DIRECTIVE_NEWLINE=235
    MACRO_TEXT=236
    MT_ESC_NEWLINE=237
    SOURCE_TEXT=238

    def __init__(self, input:TokenStream, output:TextIO = sys.stdout):
        super().__init__(input, output)
        self.checkVersion("4.9")
        self._interp = ParserATNSimulator(self, self.atn, self.decisionsToDFA, self.sharedContextCache)
        self._predicates = None




    class Source_textContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def compiler_directive(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(VerilogPreParser.Compiler_directiveContext)
            else:
                return self.getTypedRuleContext(VerilogPreParser.Compiler_directiveContext,i)


        def getRuleIndex(self):
            return VerilogPreParser.RULE_source_text

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterSource_text" ):
                listener.enterSource_text(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitSource_text" ):
                listener.exitSource_text(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitSource_text" ):
                return visitor.visitSource_text(self)
            else:
                return visitor.visitChildren(self)




    def source_text(self):

        localctx = VerilogPreParser.Source_textContext(self, self._ctx, self.state)
        self.enterRule(localctx, 0, self.RULE_source_text)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 59
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while _la==VerilogPreParser.GA:
                self.state = 56
                self.compiler_directive()
                self.state = 61
                self._errHandler.sync(self)
                _la = self._input.LA(1)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Compiler_directiveContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def begin_keywords_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Begin_keywords_directiveContext,0)


        def celldefine_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Celldefine_directiveContext,0)


        def default_nettype_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Default_nettype_directiveContext,0)


        def endcelldefine_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Endcelldefine_directiveContext,0)


        def end_keywords_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.End_keywords_directiveContext,0)


        def ifdef_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Ifdef_directiveContext,0)


        def ifndef_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Ifndef_directiveContext,0)


        def include_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Include_directiveContext,0)


        def line_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Line_directiveContext,0)


        def nounconnected_drive_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Nounconnected_drive_directiveContext,0)


        def pragma_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Pragma_directiveContext,0)


        def resetall_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Resetall_directiveContext,0)


        def text_macro_definition(self):
            return self.getTypedRuleContext(VerilogPreParser.Text_macro_definitionContext,0)


        def text_macro_usage(self):
            return self.getTypedRuleContext(VerilogPreParser.Text_macro_usageContext,0)


        def timescale_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Timescale_directiveContext,0)


        def unconnected_drive_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Unconnected_drive_directiveContext,0)


        def undef_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Undef_directiveContext,0)


        def getRuleIndex(self):
            return VerilogPreParser.RULE_compiler_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterCompiler_directive" ):
                listener.enterCompiler_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitCompiler_directive" ):
                listener.exitCompiler_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitCompiler_directive" ):
                return visitor.visitCompiler_directive(self)
            else:
                return visitor.visitChildren(self)




    def compiler_directive(self):

        localctx = VerilogPreParser.Compiler_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 2, self.RULE_compiler_directive)
        try:
            self.state = 79
            self._errHandler.sync(self)
            la_ = self._interp.adaptivePredict(self._input,1,self._ctx)
            if la_ == 1:
                self.enterOuterAlt(localctx, 1)
                self.state = 62
                self.begin_keywords_directive()
                pass

            elif la_ == 2:
                self.enterOuterAlt(localctx, 2)
                self.state = 63
                self.celldefine_directive()
                pass

            elif la_ == 3:
                self.enterOuterAlt(localctx, 3)
                self.state = 64
                self.default_nettype_directive()
                pass

            elif la_ == 4:
                self.enterOuterAlt(localctx, 4)
                self.state = 65
                self.endcelldefine_directive()
                pass

            elif la_ == 5:
                self.enterOuterAlt(localctx, 5)
                self.state = 66
                self.end_keywords_directive()
                pass

            elif la_ == 6:
                self.enterOuterAlt(localctx, 6)
                self.state = 67
                self.ifdef_directive()
                pass

            elif la_ == 7:
                self.enterOuterAlt(localctx, 7)
                self.state = 68
                self.ifndef_directive()
                pass

            elif la_ == 8:
                self.enterOuterAlt(localctx, 8)
                self.state = 69
                self.include_directive()
                pass

            elif la_ == 9:
                self.enterOuterAlt(localctx, 9)
                self.state = 70
                self.line_directive()
                pass

            elif la_ == 10:
                self.enterOuterAlt(localctx, 10)
                self.state = 71
                self.nounconnected_drive_directive()
                pass

            elif la_ == 11:
                self.enterOuterAlt(localctx, 11)
                self.state = 72
                self.pragma_directive()
                pass

            elif la_ == 12:
                self.enterOuterAlt(localctx, 12)
                self.state = 73
                self.resetall_directive()
                pass

            elif la_ == 13:
                self.enterOuterAlt(localctx, 13)
                self.state = 74
                self.text_macro_definition()
                pass

            elif la_ == 14:
                self.enterOuterAlt(localctx, 14)
                self.state = 75
                self.text_macro_usage()
                pass

            elif la_ == 15:
                self.enterOuterAlt(localctx, 15)
                self.state = 76
                self.timescale_directive()
                pass

            elif la_ == 16:
                self.enterOuterAlt(localctx, 16)
                self.state = 77
                self.unconnected_drive_directive()
                pass

            elif la_ == 17:
                self.enterOuterAlt(localctx, 17)
                self.state = 78
                self.undef_directive()
                pass


        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Begin_keywords_directiveContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def BEGIN_KEYWORDS_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.BEGIN_KEYWORDS_DIRECTIVE, 0)

        def DIRECTIVE_TEXT(self):
            return self.getToken(VerilogPreParser.DIRECTIVE_TEXT, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_begin_keywords_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterBegin_keywords_directive" ):
                listener.enterBegin_keywords_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitBegin_keywords_directive" ):
                listener.exitBegin_keywords_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitBegin_keywords_directive" ):
                return visitor.visitBegin_keywords_directive(self)
            else:
                return visitor.visitChildren(self)




    def begin_keywords_directive(self):

        localctx = VerilogPreParser.Begin_keywords_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 4, self.RULE_begin_keywords_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 81
            self.match(VerilogPreParser.GA)
            self.state = 82
            self.match(VerilogPreParser.BEGIN_KEYWORDS_DIRECTIVE)
            self.state = 83
            self.match(VerilogPreParser.DIRECTIVE_TEXT)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Celldefine_directiveContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def CELLDEFINE_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.CELLDEFINE_DIRECTIVE, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_celldefine_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterCelldefine_directive" ):
                listener.enterCelldefine_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitCelldefine_directive" ):
                listener.exitCelldefine_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitCelldefine_directive" ):
                return visitor.visitCelldefine_directive(self)
            else:
                return visitor.visitChildren(self)




    def celldefine_directive(self):

        localctx = VerilogPreParser.Celldefine_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 6, self.RULE_celldefine_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 85
            self.match(VerilogPreParser.GA)
            self.state = 86
            self.match(VerilogPreParser.CELLDEFINE_DIRECTIVE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Default_nettype_directiveContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def DEFAULT_NETTYPE_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.DEFAULT_NETTYPE_DIRECTIVE, 0)

        def DIRECTIVE_TEXT(self):
            return self.getToken(VerilogPreParser.DIRECTIVE_TEXT, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_default_nettype_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterDefault_nettype_directive" ):
                listener.enterDefault_nettype_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitDefault_nettype_directive" ):
                listener.exitDefault_nettype_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitDefault_nettype_directive" ):
                return visitor.visitDefault_nettype_directive(self)
            else:
                return visitor.visitChildren(self)




    def default_nettype_directive(self):

        localctx = VerilogPreParser.Default_nettype_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 8, self.RULE_default_nettype_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 88
            self.match(VerilogPreParser.GA)
            self.state = 89
            self.match(VerilogPreParser.DEFAULT_NETTYPE_DIRECTIVE)
            self.state = 90
            self.match(VerilogPreParser.DIRECTIVE_TEXT)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Endcelldefine_directiveContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def ENDCELLDEFINE_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.ENDCELLDEFINE_DIRECTIVE, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_endcelldefine_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterEndcelldefine_directive" ):
                listener.enterEndcelldefine_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitEndcelldefine_directive" ):
                listener.exitEndcelldefine_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitEndcelldefine_directive" ):
                return visitor.visitEndcelldefine_directive(self)
            else:
                return visitor.visitChildren(self)




    def endcelldefine_directive(self):

        localctx = VerilogPreParser.Endcelldefine_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 10, self.RULE_endcelldefine_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 92
            self.match(VerilogPreParser.GA)
            self.state = 93
            self.match(VerilogPreParser.ENDCELLDEFINE_DIRECTIVE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class End_keywords_directiveContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def END_KEYWORDS_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.END_KEYWORDS_DIRECTIVE, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_end_keywords_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterEnd_keywords_directive" ):
                listener.enterEnd_keywords_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitEnd_keywords_directive" ):
                listener.exitEnd_keywords_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitEnd_keywords_directive" ):
                return visitor.visitEnd_keywords_directive(self)
            else:
                return visitor.visitChildren(self)




    def end_keywords_directive(self):

        localctx = VerilogPreParser.End_keywords_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 12, self.RULE_end_keywords_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 95
            self.match(VerilogPreParser.GA)
            self.state = 96
            self.match(VerilogPreParser.END_KEYWORDS_DIRECTIVE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Ifdef_directiveContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def IFDEF_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.IFDEF_DIRECTIVE, 0)

        def text_macro_identifier(self):
            return self.getTypedRuleContext(VerilogPreParser.Text_macro_identifierContext,0)


        def ifdef_group_of_lines(self):
            return self.getTypedRuleContext(VerilogPreParser.Ifdef_group_of_linesContext,0)


        def endif_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Endif_directiveContext,0)


        def elsif_directive(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(VerilogPreParser.Elsif_directiveContext)
            else:
                return self.getTypedRuleContext(VerilogPreParser.Elsif_directiveContext,i)


        def else_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Else_directiveContext,0)


        def getRuleIndex(self):
            return VerilogPreParser.RULE_ifdef_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterIfdef_directive" ):
                listener.enterIfdef_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitIfdef_directive" ):
                listener.exitIfdef_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitIfdef_directive" ):
                return visitor.visitIfdef_directive(self)
            else:
                return visitor.visitChildren(self)




    def ifdef_directive(self):

        localctx = VerilogPreParser.Ifdef_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 14, self.RULE_ifdef_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 98
            self.match(VerilogPreParser.GA)
            self.state = 99
            self.match(VerilogPreParser.IFDEF_DIRECTIVE)
            self.state = 100
            self.text_macro_identifier()
            self.state = 101
            self.ifdef_group_of_lines()
            self.state = 105
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,2,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    self.state = 102
                    self.elsif_directive() 
                self.state = 107
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,2,self._ctx)

            self.state = 109
            self._errHandler.sync(self)
            la_ = self._interp.adaptivePredict(self._input,3,self._ctx)
            if la_ == 1:
                self.state = 108
                self.else_directive()


            self.state = 111
            self.endif_directive()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Ifndef_directiveContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def IFNDEF_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.IFNDEF_DIRECTIVE, 0)

        def text_macro_identifier(self):
            return self.getTypedRuleContext(VerilogPreParser.Text_macro_identifierContext,0)


        def ifndef_group_of_lines(self):
            return self.getTypedRuleContext(VerilogPreParser.Ifndef_group_of_linesContext,0)


        def endif_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Endif_directiveContext,0)


        def elsif_directive(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(VerilogPreParser.Elsif_directiveContext)
            else:
                return self.getTypedRuleContext(VerilogPreParser.Elsif_directiveContext,i)


        def else_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Else_directiveContext,0)


        def getRuleIndex(self):
            return VerilogPreParser.RULE_ifndef_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterIfndef_directive" ):
                listener.enterIfndef_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitIfndef_directive" ):
                listener.exitIfndef_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitIfndef_directive" ):
                return visitor.visitIfndef_directive(self)
            else:
                return visitor.visitChildren(self)




    def ifndef_directive(self):

        localctx = VerilogPreParser.Ifndef_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 16, self.RULE_ifndef_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 113
            self.match(VerilogPreParser.GA)
            self.state = 114
            self.match(VerilogPreParser.IFNDEF_DIRECTIVE)
            self.state = 115
            self.text_macro_identifier()
            self.state = 116
            self.ifndef_group_of_lines()
            self.state = 120
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,4,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    self.state = 117
                    self.elsif_directive() 
                self.state = 122
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,4,self._ctx)

            self.state = 124
            self._errHandler.sync(self)
            la_ = self._interp.adaptivePredict(self._input,5,self._ctx)
            if la_ == 1:
                self.state = 123
                self.else_directive()


            self.state = 126
            self.endif_directive()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Include_directiveContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def INCLUDE_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.INCLUDE_DIRECTIVE, 0)

        def DIRECTIVE_TEXT(self):
            return self.getToken(VerilogPreParser.DIRECTIVE_TEXT, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_include_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterInclude_directive" ):
                listener.enterInclude_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitInclude_directive" ):
                listener.exitInclude_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitInclude_directive" ):
                return visitor.visitInclude_directive(self)
            else:
                return visitor.visitChildren(self)




    def include_directive(self):

        localctx = VerilogPreParser.Include_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 18, self.RULE_include_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 128
            self.match(VerilogPreParser.GA)
            self.state = 129
            self.match(VerilogPreParser.INCLUDE_DIRECTIVE)
            self.state = 130
            self.match(VerilogPreParser.DIRECTIVE_TEXT)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Line_directiveContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def LINE_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.LINE_DIRECTIVE, 0)

        def DIRECTIVE_TEXT(self):
            return self.getToken(VerilogPreParser.DIRECTIVE_TEXT, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_line_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterLine_directive" ):
                listener.enterLine_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitLine_directive" ):
                listener.exitLine_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitLine_directive" ):
                return visitor.visitLine_directive(self)
            else:
                return visitor.visitChildren(self)




    def line_directive(self):

        localctx = VerilogPreParser.Line_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 20, self.RULE_line_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 132
            self.match(VerilogPreParser.GA)
            self.state = 133
            self.match(VerilogPreParser.LINE_DIRECTIVE)
            self.state = 134
            self.match(VerilogPreParser.DIRECTIVE_TEXT)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Nounconnected_drive_directiveContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def NOUNCONNECTED_DRIVE_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.NOUNCONNECTED_DRIVE_DIRECTIVE, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_nounconnected_drive_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterNounconnected_drive_directive" ):
                listener.enterNounconnected_drive_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitNounconnected_drive_directive" ):
                listener.exitNounconnected_drive_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitNounconnected_drive_directive" ):
                return visitor.visitNounconnected_drive_directive(self)
            else:
                return visitor.visitChildren(self)




    def nounconnected_drive_directive(self):

        localctx = VerilogPreParser.Nounconnected_drive_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 22, self.RULE_nounconnected_drive_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 136
            self.match(VerilogPreParser.GA)
            self.state = 137
            self.match(VerilogPreParser.NOUNCONNECTED_DRIVE_DIRECTIVE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Pragma_directiveContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def PRAGMA_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.PRAGMA_DIRECTIVE, 0)

        def DIRECTIVE_TEXT(self):
            return self.getToken(VerilogPreParser.DIRECTIVE_TEXT, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_pragma_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterPragma_directive" ):
                listener.enterPragma_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitPragma_directive" ):
                listener.exitPragma_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitPragma_directive" ):
                return visitor.visitPragma_directive(self)
            else:
                return visitor.visitChildren(self)




    def pragma_directive(self):

        localctx = VerilogPreParser.Pragma_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 24, self.RULE_pragma_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 139
            self.match(VerilogPreParser.GA)
            self.state = 140
            self.match(VerilogPreParser.PRAGMA_DIRECTIVE)
            self.state = 141
            self.match(VerilogPreParser.DIRECTIVE_TEXT)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Resetall_directiveContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def RESETALL_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.RESETALL_DIRECTIVE, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_resetall_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterResetall_directive" ):
                listener.enterResetall_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitResetall_directive" ):
                listener.exitResetall_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitResetall_directive" ):
                return visitor.visitResetall_directive(self)
            else:
                return visitor.visitChildren(self)




    def resetall_directive(self):

        localctx = VerilogPreParser.Resetall_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 26, self.RULE_resetall_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 143
            self.match(VerilogPreParser.GA)
            self.state = 144
            self.match(VerilogPreParser.RESETALL_DIRECTIVE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Text_macro_definitionContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def DEFINE_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.DEFINE_DIRECTIVE, 0)

        def text_macro_identifier(self):
            return self.getTypedRuleContext(VerilogPreParser.Text_macro_identifierContext,0)


        def macro_text(self):
            return self.getTypedRuleContext(VerilogPreParser.Macro_textContext,0)


        def getRuleIndex(self):
            return VerilogPreParser.RULE_text_macro_definition

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterText_macro_definition" ):
                listener.enterText_macro_definition(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitText_macro_definition" ):
                listener.exitText_macro_definition(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitText_macro_definition" ):
                return visitor.visitText_macro_definition(self)
            else:
                return visitor.visitChildren(self)




    def text_macro_definition(self):

        localctx = VerilogPreParser.Text_macro_definitionContext(self, self._ctx, self.state)
        self.enterRule(localctx, 28, self.RULE_text_macro_definition)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 146
            self.match(VerilogPreParser.GA)
            self.state = 147
            self.match(VerilogPreParser.DEFINE_DIRECTIVE)
            self.state = 148
            self.text_macro_identifier()
            self.state = 149
            self.macro_text()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Text_macro_usageContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def MACRO_USAGE(self):
            return self.getToken(VerilogPreParser.MACRO_USAGE, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_text_macro_usage

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterText_macro_usage" ):
                listener.enterText_macro_usage(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitText_macro_usage" ):
                listener.exitText_macro_usage(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitText_macro_usage" ):
                return visitor.visitText_macro_usage(self)
            else:
                return visitor.visitChildren(self)




    def text_macro_usage(self):

        localctx = VerilogPreParser.Text_macro_usageContext(self, self._ctx, self.state)
        self.enterRule(localctx, 30, self.RULE_text_macro_usage)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 151
            self.match(VerilogPreParser.GA)
            self.state = 152
            self.match(VerilogPreParser.MACRO_USAGE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Timescale_directiveContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def TIMESCALE_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.TIMESCALE_DIRECTIVE, 0)

        def DIRECTIVE_TEXT(self):
            return self.getToken(VerilogPreParser.DIRECTIVE_TEXT, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_timescale_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterTimescale_directive" ):
                listener.enterTimescale_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitTimescale_directive" ):
                listener.exitTimescale_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitTimescale_directive" ):
                return visitor.visitTimescale_directive(self)
            else:
                return visitor.visitChildren(self)




    def timescale_directive(self):

        localctx = VerilogPreParser.Timescale_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 32, self.RULE_timescale_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 154
            self.match(VerilogPreParser.GA)
            self.state = 155
            self.match(VerilogPreParser.TIMESCALE_DIRECTIVE)
            self.state = 156
            self.match(VerilogPreParser.DIRECTIVE_TEXT)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Unconnected_drive_directiveContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def UNCONNECTED_DRIVE_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.UNCONNECTED_DRIVE_DIRECTIVE, 0)

        def DIRECTIVE_TEXT(self):
            return self.getToken(VerilogPreParser.DIRECTIVE_TEXT, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_unconnected_drive_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterUnconnected_drive_directive" ):
                listener.enterUnconnected_drive_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitUnconnected_drive_directive" ):
                listener.exitUnconnected_drive_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitUnconnected_drive_directive" ):
                return visitor.visitUnconnected_drive_directive(self)
            else:
                return visitor.visitChildren(self)




    def unconnected_drive_directive(self):

        localctx = VerilogPreParser.Unconnected_drive_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 34, self.RULE_unconnected_drive_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 158
            self.match(VerilogPreParser.GA)
            self.state = 159
            self.match(VerilogPreParser.UNCONNECTED_DRIVE_DIRECTIVE)
            self.state = 160
            self.match(VerilogPreParser.DIRECTIVE_TEXT)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Undef_directiveContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def UNDEF_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.UNDEF_DIRECTIVE, 0)

        def text_macro_identifier(self):
            return self.getTypedRuleContext(VerilogPreParser.Text_macro_identifierContext,0)


        def getRuleIndex(self):
            return VerilogPreParser.RULE_undef_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterUndef_directive" ):
                listener.enterUndef_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitUndef_directive" ):
                listener.exitUndef_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitUndef_directive" ):
                return visitor.visitUndef_directive(self)
            else:
                return visitor.visitChildren(self)




    def undef_directive(self):

        localctx = VerilogPreParser.Undef_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 36, self.RULE_undef_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 162
            self.match(VerilogPreParser.GA)
            self.state = 163
            self.match(VerilogPreParser.UNDEF_DIRECTIVE)
            self.state = 164
            self.text_macro_identifier()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Elsif_directiveContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def ELSIF_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.ELSIF_DIRECTIVE, 0)

        def text_macro_identifier(self):
            return self.getTypedRuleContext(VerilogPreParser.Text_macro_identifierContext,0)


        def elsif_group_of_lines(self):
            return self.getTypedRuleContext(VerilogPreParser.Elsif_group_of_linesContext,0)


        def getRuleIndex(self):
            return VerilogPreParser.RULE_elsif_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterElsif_directive" ):
                listener.enterElsif_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitElsif_directive" ):
                listener.exitElsif_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitElsif_directive" ):
                return visitor.visitElsif_directive(self)
            else:
                return visitor.visitChildren(self)




    def elsif_directive(self):

        localctx = VerilogPreParser.Elsif_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 38, self.RULE_elsif_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 166
            self.match(VerilogPreParser.GA)
            self.state = 167
            self.match(VerilogPreParser.ELSIF_DIRECTIVE)
            self.state = 168
            self.text_macro_identifier()
            self.state = 169
            self.elsif_group_of_lines()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Else_directiveContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def ELSE_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.ELSE_DIRECTIVE, 0)

        def else_group_of_lines(self):
            return self.getTypedRuleContext(VerilogPreParser.Else_group_of_linesContext,0)


        def getRuleIndex(self):
            return VerilogPreParser.RULE_else_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterElse_directive" ):
                listener.enterElse_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitElse_directive" ):
                listener.exitElse_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitElse_directive" ):
                return visitor.visitElse_directive(self)
            else:
                return visitor.visitChildren(self)




    def else_directive(self):

        localctx = VerilogPreParser.Else_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 40, self.RULE_else_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 171
            self.match(VerilogPreParser.GA)
            self.state = 172
            self.match(VerilogPreParser.ELSE_DIRECTIVE)
            self.state = 173
            self.else_group_of_lines()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Endif_directiveContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def ENDIF_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.ENDIF_DIRECTIVE, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_endif_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterEndif_directive" ):
                listener.enterEndif_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitEndif_directive" ):
                listener.exitEndif_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitEndif_directive" ):
                return visitor.visitEndif_directive(self)
            else:
                return visitor.visitChildren(self)




    def endif_directive(self):

        localctx = VerilogPreParser.Endif_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 42, self.RULE_endif_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 175
            self.match(VerilogPreParser.GA)
            self.state = 176
            self.match(VerilogPreParser.ENDIF_DIRECTIVE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Text_macro_identifierContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def DIRECTIVE_IDENTIFIER(self):
            return self.getToken(VerilogPreParser.DIRECTIVE_IDENTIFIER, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_text_macro_identifier

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterText_macro_identifier" ):
                listener.enterText_macro_identifier(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitText_macro_identifier" ):
                listener.exitText_macro_identifier(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitText_macro_identifier" ):
                return visitor.visitText_macro_identifier(self)
            else:
                return visitor.visitChildren(self)




    def text_macro_identifier(self):

        localctx = VerilogPreParser.Text_macro_identifierContext(self, self._ctx, self.state)
        self.enterRule(localctx, 44, self.RULE_text_macro_identifier)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 178
            self.match(VerilogPreParser.DIRECTIVE_IDENTIFIER)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Ifdef_group_of_linesContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def SOURCE_TEXT(self, i:int=None):
            if i is None:
                return self.getTokens(VerilogPreParser.SOURCE_TEXT)
            else:
                return self.getToken(VerilogPreParser.SOURCE_TEXT, i)

        def compiler_directive(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(VerilogPreParser.Compiler_directiveContext)
            else:
                return self.getTypedRuleContext(VerilogPreParser.Compiler_directiveContext,i)


        def getRuleIndex(self):
            return VerilogPreParser.RULE_ifdef_group_of_lines

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterIfdef_group_of_lines" ):
                listener.enterIfdef_group_of_lines(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitIfdef_group_of_lines" ):
                listener.exitIfdef_group_of_lines(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitIfdef_group_of_lines" ):
                return visitor.visitIfdef_group_of_lines(self)
            else:
                return visitor.visitChildren(self)




    def ifdef_group_of_lines(self):

        localctx = VerilogPreParser.Ifdef_group_of_linesContext(self, self._ctx, self.state)
        self.enterRule(localctx, 46, self.RULE_ifdef_group_of_lines)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 184
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,7,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    self.state = 182
                    self._errHandler.sync(self)
                    token = self._input.LA(1)
                    if token in [VerilogPreParser.SOURCE_TEXT]:
                        self.state = 180
                        self.match(VerilogPreParser.SOURCE_TEXT)
                        pass
                    elif token in [VerilogPreParser.GA]:
                        self.state = 181
                        self.compiler_directive()
                        pass
                    else:
                        raise NoViableAltException(self)
             
                self.state = 186
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,7,self._ctx)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Ifndef_group_of_linesContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def SOURCE_TEXT(self, i:int=None):
            if i is None:
                return self.getTokens(VerilogPreParser.SOURCE_TEXT)
            else:
                return self.getToken(VerilogPreParser.SOURCE_TEXT, i)

        def compiler_directive(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(VerilogPreParser.Compiler_directiveContext)
            else:
                return self.getTypedRuleContext(VerilogPreParser.Compiler_directiveContext,i)


        def getRuleIndex(self):
            return VerilogPreParser.RULE_ifndef_group_of_lines

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterIfndef_group_of_lines" ):
                listener.enterIfndef_group_of_lines(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitIfndef_group_of_lines" ):
                listener.exitIfndef_group_of_lines(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitIfndef_group_of_lines" ):
                return visitor.visitIfndef_group_of_lines(self)
            else:
                return visitor.visitChildren(self)




    def ifndef_group_of_lines(self):

        localctx = VerilogPreParser.Ifndef_group_of_linesContext(self, self._ctx, self.state)
        self.enterRule(localctx, 48, self.RULE_ifndef_group_of_lines)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 191
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,9,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    self.state = 189
                    self._errHandler.sync(self)
                    token = self._input.LA(1)
                    if token in [VerilogPreParser.SOURCE_TEXT]:
                        self.state = 187
                        self.match(VerilogPreParser.SOURCE_TEXT)
                        pass
                    elif token in [VerilogPreParser.GA]:
                        self.state = 188
                        self.compiler_directive()
                        pass
                    else:
                        raise NoViableAltException(self)
             
                self.state = 193
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,9,self._ctx)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Elsif_group_of_linesContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def SOURCE_TEXT(self, i:int=None):
            if i is None:
                return self.getTokens(VerilogPreParser.SOURCE_TEXT)
            else:
                return self.getToken(VerilogPreParser.SOURCE_TEXT, i)

        def compiler_directive(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(VerilogPreParser.Compiler_directiveContext)
            else:
                return self.getTypedRuleContext(VerilogPreParser.Compiler_directiveContext,i)


        def getRuleIndex(self):
            return VerilogPreParser.RULE_elsif_group_of_lines

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterElsif_group_of_lines" ):
                listener.enterElsif_group_of_lines(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitElsif_group_of_lines" ):
                listener.exitElsif_group_of_lines(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitElsif_group_of_lines" ):
                return visitor.visitElsif_group_of_lines(self)
            else:
                return visitor.visitChildren(self)




    def elsif_group_of_lines(self):

        localctx = VerilogPreParser.Elsif_group_of_linesContext(self, self._ctx, self.state)
        self.enterRule(localctx, 50, self.RULE_elsif_group_of_lines)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 198
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,11,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    self.state = 196
                    self._errHandler.sync(self)
                    token = self._input.LA(1)
                    if token in [VerilogPreParser.SOURCE_TEXT]:
                        self.state = 194
                        self.match(VerilogPreParser.SOURCE_TEXT)
                        pass
                    elif token in [VerilogPreParser.GA]:
                        self.state = 195
                        self.compiler_directive()
                        pass
                    else:
                        raise NoViableAltException(self)
             
                self.state = 200
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,11,self._ctx)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Else_group_of_linesContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def SOURCE_TEXT(self, i:int=None):
            if i is None:
                return self.getTokens(VerilogPreParser.SOURCE_TEXT)
            else:
                return self.getToken(VerilogPreParser.SOURCE_TEXT, i)

        def compiler_directive(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(VerilogPreParser.Compiler_directiveContext)
            else:
                return self.getTypedRuleContext(VerilogPreParser.Compiler_directiveContext,i)


        def getRuleIndex(self):
            return VerilogPreParser.RULE_else_group_of_lines

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterElse_group_of_lines" ):
                listener.enterElse_group_of_lines(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitElse_group_of_lines" ):
                listener.exitElse_group_of_lines(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitElse_group_of_lines" ):
                return visitor.visitElse_group_of_lines(self)
            else:
                return visitor.visitChildren(self)




    def else_group_of_lines(self):

        localctx = VerilogPreParser.Else_group_of_linesContext(self, self._ctx, self.state)
        self.enterRule(localctx, 52, self.RULE_else_group_of_lines)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 205
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,13,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    self.state = 203
                    self._errHandler.sync(self)
                    token = self._input.LA(1)
                    if token in [VerilogPreParser.SOURCE_TEXT]:
                        self.state = 201
                        self.match(VerilogPreParser.SOURCE_TEXT)
                        pass
                    elif token in [VerilogPreParser.GA]:
                        self.state = 202
                        self.compiler_directive()
                        pass
                    else:
                        raise NoViableAltException(self)
             
                self.state = 207
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,13,self._ctx)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Macro_textContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def MACRO_TEXT(self, i:int=None):
            if i is None:
                return self.getTokens(VerilogPreParser.MACRO_TEXT)
            else:
                return self.getToken(VerilogPreParser.MACRO_TEXT, i)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_macro_text

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterMacro_text" ):
                listener.enterMacro_text(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitMacro_text" ):
                listener.exitMacro_text(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitMacro_text" ):
                return visitor.visitMacro_text(self)
            else:
                return visitor.visitChildren(self)




    def macro_text(self):

        localctx = VerilogPreParser.Macro_textContext(self, self._ctx, self.state)
        self.enterRule(localctx, 54, self.RULE_macro_text)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 211
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while _la==VerilogPreParser.MACRO_TEXT:
                self.state = 208
                self.match(VerilogPreParser.MACRO_TEXT)
                self.state = 213
                self._errHandler.sync(self)
                _la = self._input.LA(1)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx





