Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 26 23:25:17 2025
| Host         : LAPTOP-D6BOEUU6 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/filter_kernel_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.042ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_1225_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.763ns  (logic 5.602ns (72.159%)  route 2.161ns (27.841%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16874, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/Q
                         net (fo=41, unplaced)        0.596     1.693    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/Q[1]
                         LUT4 (Prop_lut4_I1_O)        0.199     1.892 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_1/O
                         net (fo=1, unplaced)         0.571     2.463    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_1_n_3
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.970     5.433 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.488    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_n_109
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.595 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1/P[0]
                         net (fo=2, unplaced)         0.571     7.166    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1_n_108
                         LUT2 (Prop_lut2_I0_O)        0.097     7.263 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4/O
                         net (fo=1, unplaced)         0.000     7.263    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4_n_3
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.665 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     7.672    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.764 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.764    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.856 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.856    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.106 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1/O[3]
                         net (fo=4, unplaced)         0.361     8.467    bd_0_i/hls_inst/inst/grp_fu_1078_p2[31]
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1225_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16874, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1225_reg[27]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_D)       -0.124    10.509    bd_0_i/hls_inst/inst/reg_1225_reg[27]
  -------------------------------------------------------------------
                         required time                         10.509    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  2.042    

Slack (MET) :             2.042ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_16_reg_4042_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.763ns  (logic 5.602ns (72.159%)  route 2.161ns (27.841%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16874, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/Q
                         net (fo=41, unplaced)        0.596     1.693    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/Q[1]
                         LUT4 (Prop_lut4_I1_O)        0.199     1.892 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_1/O
                         net (fo=1, unplaced)         0.571     2.463    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_1_n_3
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.970     5.433 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.488    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_n_109
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.595 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1/P[0]
                         net (fo=2, unplaced)         0.571     7.166    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1_n_108
                         LUT2 (Prop_lut2_I0_O)        0.097     7.263 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4/O
                         net (fo=1, unplaced)         0.000     7.263    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4_n_3
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.665 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     7.672    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.764 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.764    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.856 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.856    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.106 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1/O[3]
                         net (fo=4, unplaced)         0.361     8.467    bd_0_i/hls_inst/inst/grp_fu_1078_p2[31]
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_4042_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16874, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_16_reg_4042_reg[0]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_D)       -0.124    10.509    bd_0_i/hls_inst/inst/tmp_16_reg_4042_reg[0]
  -------------------------------------------------------------------
                         required time                         10.509    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  2.042    

Slack (MET) :             2.042ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_19_reg_3920_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.763ns  (logic 5.602ns (72.159%)  route 2.161ns (27.841%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16874, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/Q
                         net (fo=41, unplaced)        0.596     1.693    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/Q[1]
                         LUT4 (Prop_lut4_I1_O)        0.199     1.892 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_1/O
                         net (fo=1, unplaced)         0.571     2.463    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_1_n_3
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.970     5.433 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.488    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_n_109
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.595 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1/P[0]
                         net (fo=2, unplaced)         0.571     7.166    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1_n_108
                         LUT2 (Prop_lut2_I0_O)        0.097     7.263 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4/O
                         net (fo=1, unplaced)         0.000     7.263    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4_n_3
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.665 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     7.672    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.764 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.764    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.856 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.856    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.106 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1/O[3]
                         net (fo=4, unplaced)         0.361     8.467    bd_0_i/hls_inst/inst/grp_fu_1078_p2[31]
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_19_reg_3920_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16874, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_19_reg_3920_reg[0]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_D)       -0.124    10.509    bd_0_i/hls_inst/inst/tmp_19_reg_3920_reg[0]
  -------------------------------------------------------------------
                         required time                         10.509    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  2.042    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_1225_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.737ns  (logic 5.586ns (72.195%)  route 2.151ns (27.805%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16874, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/Q
                         net (fo=41, unplaced)        0.596     1.693    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/Q[1]
                         LUT4 (Prop_lut4_I1_O)        0.199     1.892 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_1/O
                         net (fo=1, unplaced)         0.571     2.463    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_1_n_3
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.970     5.433 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.488    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_n_109
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.595 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1/P[0]
                         net (fo=2, unplaced)         0.571     7.166    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1_n_108
                         LUT2 (Prop_lut2_I0_O)        0.097     7.263 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4/O
                         net (fo=1, unplaced)         0.000     7.263    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4_n_3
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.665 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     7.672    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.764 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.764    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.856 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.856    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234     8.090 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1/O[1]
                         net (fo=2, unplaced)         0.351     8.441    bd_0_i/hls_inst/inst/grp_fu_1078_p2__0[29]
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1225_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16874, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1225_reg[25]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_D)       -0.118    10.515    bd_0_i/hls_inst/inst/reg_1225_reg[25]
  -------------------------------------------------------------------
                         required time                         10.515    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_1225_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.658ns  (logic 5.510ns (71.947%)  route 2.148ns (28.053%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16874, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/Q
                         net (fo=41, unplaced)        0.596     1.693    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/Q[1]
                         LUT4 (Prop_lut4_I1_O)        0.199     1.892 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_1/O
                         net (fo=1, unplaced)         0.571     2.463    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_1_n_3
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.970     5.433 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.488    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_n_109
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.595 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1/P[0]
                         net (fo=2, unplaced)         0.571     7.166    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1_n_108
                         LUT2 (Prop_lut2_I0_O)        0.097     7.263 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4/O
                         net (fo=1, unplaced)         0.000     7.263    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4_n_3
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.665 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     7.672    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.764 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.764    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.014 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1/O[3]
                         net (fo=2, unplaced)         0.348     8.362    bd_0_i/hls_inst/inst/grp_fu_1078_p2__0[27]
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1225_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16874, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1225_reg[23]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_D)       -0.124    10.509    bd_0_i/hls_inst/inst/reg_1225_reg[23]
  -------------------------------------------------------------------
                         required time                         10.509    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_1225_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.645ns  (logic 5.494ns (71.860%)  route 2.151ns (28.140%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16874, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/Q
                         net (fo=41, unplaced)        0.596     1.693    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/Q[1]
                         LUT4 (Prop_lut4_I1_O)        0.199     1.892 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_1/O
                         net (fo=1, unplaced)         0.571     2.463    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_1_n_3
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.970     5.433 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.488    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_n_109
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.595 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1/P[0]
                         net (fo=2, unplaced)         0.571     7.166    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1_n_108
                         LUT2 (Prop_lut2_I0_O)        0.097     7.263 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4/O
                         net (fo=1, unplaced)         0.000     7.263    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4_n_3
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.665 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     7.672    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.764 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.764    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234     7.998 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1/O[1]
                         net (fo=2, unplaced)         0.351     8.349    bd_0_i/hls_inst/inst/grp_fu_1078_p2__0[25]
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1225_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16874, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1225_reg[21]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_D)       -0.118    10.515    bd_0_i/hls_inst/inst/reg_1225_reg[21]
  -------------------------------------------------------------------
                         required time                         10.515    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                  2.166    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_1225_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 5.545ns (73.159%)  route 2.034ns (26.841%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16874, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/Q
                         net (fo=41, unplaced)        0.596     1.693    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/Q[1]
                         LUT4 (Prop_lut4_I1_O)        0.199     1.892 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_1/O
                         net (fo=1, unplaced)         0.571     2.463    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_1_n_3
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.970     5.433 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.488    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_n_109
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.595 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1/P[0]
                         net (fo=2, unplaced)         0.571     7.166    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1_n_108
                         LUT2 (Prop_lut2_I0_O)        0.097     7.263 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4/O
                         net (fo=1, unplaced)         0.000     7.263    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4_n_3
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.665 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     7.672    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.764 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.764    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.856 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.856    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.193     8.049 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1/O[2]
                         net (fo=2, unplaced)         0.234     8.283    bd_0_i/hls_inst/inst/grp_fu_1078_p2__0[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1225_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16874, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1225_reg[26]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_D)       -0.119    10.514    bd_0_i/hls_inst/inst/reg_1225_reg[26]
  -------------------------------------------------------------------
                         required time                         10.514    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_1225_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.566ns  (logic 5.418ns (71.606%)  route 2.148ns (28.394%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16874, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/Q
                         net (fo=41, unplaced)        0.596     1.693    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/Q[1]
                         LUT4 (Prop_lut4_I1_O)        0.199     1.892 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_1/O
                         net (fo=1, unplaced)         0.571     2.463    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_1_n_3
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.970     5.433 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.488    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_n_109
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.595 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1/P[0]
                         net (fo=2, unplaced)         0.571     7.166    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1_n_108
                         LUT2 (Prop_lut2_I0_O)        0.097     7.263 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4/O
                         net (fo=1, unplaced)         0.000     7.263    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4_n_3
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.665 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     7.672    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     7.922 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1/O[3]
                         net (fo=2, unplaced)         0.348     8.270    bd_0_i/hls_inst/inst/grp_fu_1078_p2__0[23]
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1225_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16874, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1225_reg[19]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_D)       -0.124    10.509    bd_0_i/hls_inst/inst/reg_1225_reg[19]
  -------------------------------------------------------------------
                         required time                         10.509    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.258ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_1225_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 5.402ns (71.517%)  route 2.151ns (28.483%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16874, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/Q
                         net (fo=41, unplaced)        0.596     1.693    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/Q[1]
                         LUT4 (Prop_lut4_I1_O)        0.199     1.892 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_1/O
                         net (fo=1, unplaced)         0.571     2.463    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_1_n_3
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.970     5.433 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.488    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_n_109
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.595 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1/P[0]
                         net (fo=2, unplaced)         0.571     7.166    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1_n_108
                         LUT2 (Prop_lut2_I0_O)        0.097     7.263 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4/O
                         net (fo=1, unplaced)         0.000     7.263    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4_n_3
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.665 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     7.672    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234     7.906 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1/O[1]
                         net (fo=2, unplaced)         0.351     8.257    bd_0_i/hls_inst/inst/grp_fu_1078_p2__0[21]
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1225_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16874, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1225_reg[17]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_D)       -0.118    10.515    bd_0_i/hls_inst/inst/reg_1225_reg[17]
  -------------------------------------------------------------------
                         required time                         10.515    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_1225_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.548ns  (logic 5.519ns (73.115%)  route 2.029ns (26.885%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16874, unset)        0.704     0.704    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[29]/Q
                         net (fo=41, unplaced)        0.596     1.693    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/Q[1]
                         LUT4 (Prop_lut4_I1_O)        0.199     1.892 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_1/O
                         net (fo=1, unplaced)         0.571     2.463    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_i_1_n_3
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.970     5.433 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.488    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__0_n_109
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.595 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1/P[0]
                         net (fo=2, unplaced)         0.571     7.166    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_product__1_n_108
                         LUT2 (Prop_lut2_I0_O)        0.097     7.263 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4/O
                         net (fo=1, unplaced)         0.000     7.263    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225[15]_i_4_n_3
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.665 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     7.672    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[15]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.764 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.764    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[19]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.856 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.856    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/reg_1225_reg[23]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.167     8.023 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U169/tmp_19_reg_3920_reg[0]_i_1/O[0]
                         net (fo=2, unplaced)         0.229     8.252    bd_0_i/hls_inst/inst/grp_fu_1078_p2__0[28]
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1225_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=16874, unset)        0.669    10.669    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1225_reg[24]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_D)       -0.111    10.522    bd_0_i/hls_inst/inst/reg_1225_reg[24]
  -------------------------------------------------------------------
                         required time                         10.522    
                         arrival time                          -8.252    
  -------------------------------------------------------------------
                         slack                                  2.270    




