--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml downloader.twx downloader.ncd -o downloader.twr
downloader.pcf

Design file:              downloader.ncd
Physical constraint file: downloader.pcf
Device,package,speed:     xc3s400,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
EppASTB     |    2.476(R)|    0.909(R)|clk_BUFGP         |   0.000|
EppDSTB     |    2.252(R)|    1.080(R)|clk_BUFGP         |   0.000|
EppWRITE    |    2.674(R)|    0.047(R)|clk_BUFGP         |   0.000|
PDB<0>      |    2.193(R)|    1.152(R)|clk_BUFGP         |   0.000|
PDB<1>      |    2.143(R)|    1.210(R)|clk_BUFGP         |   0.000|
PDB<2>      |    1.503(R)|    0.898(R)|clk_BUFGP         |   0.000|
PDB<3>      |    1.753(R)|    0.907(R)|clk_BUFGP         |   0.000|
PDB<4>      |    1.455(R)|    1.140(R)|clk_BUFGP         |   0.000|
PDB<5>      |    2.057(R)|    0.936(R)|clk_BUFGP         |   0.000|
PDB<6>      |    1.442(R)|    1.169(R)|clk_BUFGP         |   0.000|
PDB<7>      |    1.700(R)|    1.195(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
EppWAIT     |   10.472(R)|clk_BUFGP         |   0.000|
LED<0>      |   10.521(R)|clk_BUFGP         |   0.000|
LED<1>      |    9.801(R)|clk_BUFGP         |   0.000|
LED<2>      |   10.549(R)|clk_BUFGP         |   0.000|
LED<3>      |   10.505(R)|clk_BUFGP         |   0.000|
PDB<0>      |   14.683(R)|clk_BUFGP         |   0.000|
PDB<1>      |   15.889(R)|clk_BUFGP         |   0.000|
PDB<2>      |   15.940(R)|clk_BUFGP         |   0.000|
PDB<3>      |   13.955(R)|clk_BUFGP         |   0.000|
PDB<4>      |   15.931(R)|clk_BUFGP         |   0.000|
PDB<5>      |   16.200(R)|clk_BUFGP         |   0.000|
PDB<6>      |   16.445(R)|clk_BUFGP         |   0.000|
PDB<7>      |   15.596(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.815|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
EppASTB        |PDB<0>         |    8.405|
EppASTB        |PDB<1>         |    8.593|
EppASTB        |PDB<2>         |    9.302|
EppASTB        |PDB<3>         |    9.179|
EppASTB        |PDB<4>         |    9.165|
EppASTB        |PDB<5>         |    8.800|
EppASTB        |PDB<6>         |    8.740|
EppASTB        |PDB<7>         |    8.027|
EppWRITE       |PDB<0>         |    9.131|
EppWRITE       |PDB<1>         |   10.191|
EppWRITE       |PDB<2>         |    9.828|
EppWRITE       |PDB<3>         |   10.191|
EppWRITE       |PDB<4>         |    9.012|
EppWRITE       |PDB<5>         |    9.370|
EppWRITE       |PDB<6>         |    9.710|
EppWRITE       |PDB<7>         |    8.976|
---------------+---------------+---------+


Analysis completed Sun Aug 20 22:43:46 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 105 MB



