{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 11 20:41:28 2023 " "Info: Processing started: Mon Sep 11 20:41:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off comparateur -c comparateur --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off comparateur -c comparateur --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register pwm_out~reg0 pwm_out~reg0 450.05 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 450.05 MHz between source register \"pwm_out~reg0\" and destination register \"pwm_out~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pwm_out~reg0 1 REG LCFF_X23_Y35_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y35_N25; Fanout = 2; REG Node = 'pwm_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_out~reg0 } "NODE_NAME" } } { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns pwm_out~0 2 COMB LCCOMB_X23_Y35_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X23_Y35_N24; Fanout = 1; COMB Node = 'pwm_out~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { pwm_out~reg0 pwm_out~0 } "NODE_NAME" } } { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns pwm_out~reg0 3 REG LCFF_X23_Y35_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X23_Y35_N25; Fanout = 2; REG Node = 'pwm_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pwm_out~0 pwm_out~reg0 } "NODE_NAME" } } { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { pwm_out~reg0 pwm_out~0 pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { pwm_out~reg0 {} pwm_out~0 {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.300 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK PIN_G11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G11; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.537 ns) 2.300 ns pwm_out~reg0 2 REG LCFF_X23_Y35_N25 2 " "Info: 2: + IC(0.953 ns) + CELL(0.537 ns) = 2.300 ns; Loc. = LCFF_X23_Y35_N25; Fanout = 2; REG Node = 'pwm_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clk pwm_out~reg0 } "NODE_NAME" } } { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.347 ns ( 58.57 % ) " "Info: Total cell delay = 1.347 ns ( 58.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.953 ns ( 41.43 % ) " "Info: Total interconnect delay = 0.953 ns ( 41.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { clk pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.300 ns" { clk {} clk~combout {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.953ns } { 0.000ns 0.810ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.300 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK PIN_G11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G11; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.537 ns) 2.300 ns pwm_out~reg0 2 REG LCFF_X23_Y35_N25 2 " "Info: 2: + IC(0.953 ns) + CELL(0.537 ns) = 2.300 ns; Loc. = LCFF_X23_Y35_N25; Fanout = 2; REG Node = 'pwm_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clk pwm_out~reg0 } "NODE_NAME" } } { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.347 ns ( 58.57 % ) " "Info: Total cell delay = 1.347 ns ( 58.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.953 ns ( 41.43 % ) " "Info: Total interconnect delay = 0.953 ns ( 41.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { clk pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.300 ns" { clk {} clk~combout {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.953ns } { 0.000ns 0.810ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { clk pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.300 ns" { clk {} clk~combout {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.953ns } { 0.000ns 0.810ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.300 ns" { clk {} clk~combout {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.953ns } { 0.000ns 0.810ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 28 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 28 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { pwm_out~reg0 pwm_out~0 pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { pwm_out~reg0 {} pwm_out~0 {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { clk pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.300 ns" { clk {} clk~combout {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.953ns } { 0.000ns 0.810ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.300 ns" { clk {} clk~combout {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.953ns } { 0.000ns 0.810ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { pwm_out~reg0 {} } {  } {  } "" } } { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 28 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pwm_out~reg0 freq\[0\] clk 6.935 ns register " "Info: tsu for register \"pwm_out~reg0\" (data pin = \"freq\[0\]\", clock pin = \"clk\") is 6.935 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.271 ns + Longest pin register " "Info: + Longest pin to register delay is 9.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns freq\[0\] 1 PIN PIN_AC12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_AC12; Fanout = 1; PIN Node = 'freq\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq[0] } "NODE_NAME" } } { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.133 ns) + CELL(0.414 ns) 7.377 ns LessThan0~1 2 COMB LCCOMB_X24_Y35_N12 1 " "Info: 2: + IC(6.133 ns) + CELL(0.414 ns) = 7.377 ns; Loc. = LCCOMB_X24_Y35_N12; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.547 ns" { freq[0] LessThan0~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.536 ns LessThan0~3 3 COMB LCCOMB_X24_Y35_N14 1 " "Info: 3: + IC(0.000 ns) + CELL(0.159 ns) = 7.536 ns; Loc. = LCCOMB_X24_Y35_N14; Fanout = 1; COMB Node = 'LessThan0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { LessThan0~1 LessThan0~3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.607 ns LessThan0~5 4 COMB LCCOMB_X24_Y35_N16 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.607 ns; Loc. = LCCOMB_X24_Y35_N16; Fanout = 1; COMB Node = 'LessThan0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~3 LessThan0~5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.678 ns LessThan0~7 5 COMB LCCOMB_X24_Y35_N18 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 7.678 ns; Loc. = LCCOMB_X24_Y35_N18; Fanout = 1; COMB Node = 'LessThan0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~5 LessThan0~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.749 ns LessThan0~9 6 COMB LCCOMB_X24_Y35_N20 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.749 ns; Loc. = LCCOMB_X24_Y35_N20; Fanout = 1; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~7 LessThan0~9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.820 ns LessThan0~11 7 COMB LCCOMB_X24_Y35_N22 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.820 ns; Loc. = LCCOMB_X24_Y35_N22; Fanout = 1; COMB Node = 'LessThan0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~9 LessThan0~11 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.891 ns LessThan0~13 8 COMB LCCOMB_X24_Y35_N24 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.891 ns; Loc. = LCCOMB_X24_Y35_N24; Fanout = 1; COMB Node = 'LessThan0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~11 LessThan0~13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.301 ns LessThan0~14 9 COMB LCCOMB_X24_Y35_N26 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 8.301 ns; Loc. = LCCOMB_X24_Y35_N26; Fanout = 1; COMB Node = 'LessThan0~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LessThan0~13 LessThan0~14 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.437 ns) 9.187 ns pwm_out~0 10 COMB LCCOMB_X23_Y35_N24 1 " "Info: 10: + IC(0.449 ns) + CELL(0.437 ns) = 9.187 ns; Loc. = LCCOMB_X23_Y35_N24; Fanout = 1; COMB Node = 'pwm_out~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { LessThan0~14 pwm_out~0 } "NODE_NAME" } } { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.271 ns pwm_out~reg0 11 REG LCFF_X23_Y35_N25 2 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 9.271 ns; Loc. = LCFF_X23_Y35_N25; Fanout = 2; REG Node = 'pwm_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pwm_out~0 pwm_out~reg0 } "NODE_NAME" } } { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.689 ns ( 29.00 % ) " "Info: Total cell delay = 2.689 ns ( 29.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.582 ns ( 71.00 % ) " "Info: Total interconnect delay = 6.582 ns ( 71.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.271 ns" { freq[0] LessThan0~1 LessThan0~3 LessThan0~5 LessThan0~7 LessThan0~9 LessThan0~11 LessThan0~13 LessThan0~14 pwm_out~0 pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.271 ns" { freq[0] {} freq[0]~combout {} LessThan0~1 {} LessThan0~3 {} LessThan0~5 {} LessThan0~7 {} LessThan0~9 {} LessThan0~11 {} LessThan0~13 {} LessThan0~14 {} pwm_out~0 {} pwm_out~reg0 {} } { 0.000ns 0.000ns 6.133ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.449ns 0.000ns } { 0.000ns 0.830ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 28 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.300 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK PIN_G11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G11; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.537 ns) 2.300 ns pwm_out~reg0 2 REG LCFF_X23_Y35_N25 2 " "Info: 2: + IC(0.953 ns) + CELL(0.537 ns) = 2.300 ns; Loc. = LCFF_X23_Y35_N25; Fanout = 2; REG Node = 'pwm_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clk pwm_out~reg0 } "NODE_NAME" } } { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.347 ns ( 58.57 % ) " "Info: Total cell delay = 1.347 ns ( 58.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.953 ns ( 41.43 % ) " "Info: Total interconnect delay = 0.953 ns ( 41.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { clk pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.300 ns" { clk {} clk~combout {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.953ns } { 0.000ns 0.810ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.271 ns" { freq[0] LessThan0~1 LessThan0~3 LessThan0~5 LessThan0~7 LessThan0~9 LessThan0~11 LessThan0~13 LessThan0~14 pwm_out~0 pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.271 ns" { freq[0] {} freq[0]~combout {} LessThan0~1 {} LessThan0~3 {} LessThan0~5 {} LessThan0~7 {} LessThan0~9 {} LessThan0~11 {} LessThan0~13 {} LessThan0~14 {} pwm_out~0 {} pwm_out~reg0 {} } { 0.000ns 0.000ns 6.133ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.449ns 0.000ns } { 0.000ns 0.830ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.437ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { clk pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.300 ns" { clk {} clk~combout {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.953ns } { 0.000ns 0.810ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk pwm_out pwm_out~reg0 6.193 ns register " "Info: tco from clock \"clk\" to destination pin \"pwm_out\" through register \"pwm_out~reg0\" is 6.193 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.300 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK PIN_G11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G11; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.537 ns) 2.300 ns pwm_out~reg0 2 REG LCFF_X23_Y35_N25 2 " "Info: 2: + IC(0.953 ns) + CELL(0.537 ns) = 2.300 ns; Loc. = LCFF_X23_Y35_N25; Fanout = 2; REG Node = 'pwm_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clk pwm_out~reg0 } "NODE_NAME" } } { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.347 ns ( 58.57 % ) " "Info: Total cell delay = 1.347 ns ( 58.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.953 ns ( 41.43 % ) " "Info: Total interconnect delay = 0.953 ns ( 41.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { clk pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.300 ns" { clk {} clk~combout {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.953ns } { 0.000ns 0.810ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 28 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.643 ns + Longest register pin " "Info: + Longest register to pin delay is 3.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pwm_out~reg0 1 REG LCFF_X23_Y35_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y35_N25; Fanout = 2; REG Node = 'pwm_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_out~reg0 } "NODE_NAME" } } { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(2.798 ns) 3.643 ns pwm_out 2 PIN PIN_B9 0 " "Info: 2: + IC(0.845 ns) + CELL(2.798 ns) = 3.643 ns; Loc. = PIN_B9; Fanout = 0; PIN Node = 'pwm_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.643 ns" { pwm_out~reg0 pwm_out } "NODE_NAME" } } { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 76.80 % ) " "Info: Total cell delay = 2.798 ns ( 76.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.845 ns ( 23.20 % ) " "Info: Total interconnect delay = 0.845 ns ( 23.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.643 ns" { pwm_out~reg0 pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.643 ns" { pwm_out~reg0 {} pwm_out {} } { 0.000ns 0.845ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { clk pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.300 ns" { clk {} clk~combout {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.953ns } { 0.000ns 0.810ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.643 ns" { pwm_out~reg0 pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.643 ns" { pwm_out~reg0 {} pwm_out {} } { 0.000ns 0.845ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pwm_out~reg0 duty\[7\] clk -0.650 ns register " "Info: th for register \"pwm_out~reg0\" (data pin = \"duty\[7\]\", clock pin = \"clk\") is -0.650 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.300 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK PIN_G11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G11; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.537 ns) 2.300 ns pwm_out~reg0 2 REG LCFF_X23_Y35_N25 2 " "Info: 2: + IC(0.953 ns) + CELL(0.537 ns) = 2.300 ns; Loc. = LCFF_X23_Y35_N25; Fanout = 2; REG Node = 'pwm_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clk pwm_out~reg0 } "NODE_NAME" } } { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.347 ns ( 58.57 % ) " "Info: Total cell delay = 1.347 ns ( 58.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.953 ns ( 41.43 % ) " "Info: Total interconnect delay = 0.953 ns ( 41.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { clk pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.300 ns" { clk {} clk~combout {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.953ns } { 0.000ns 0.810ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 28 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.216 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns duty\[7\] 1 PIN PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; PIN Node = 'duty\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { duty[7] } "NODE_NAME" } } { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.150 ns) 2.471 ns LessThan1~14 2 COMB LCCOMB_X23_Y35_N22 1 " "Info: 2: + IC(1.342 ns) + CELL(0.150 ns) = 2.471 ns; Loc. = LCCOMB_X23_Y35_N22; Fanout = 1; COMB Node = 'LessThan1~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { duty[7] LessThan1~14 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.420 ns) 3.132 ns pwm_out~0 3 COMB LCCOMB_X23_Y35_N24 1 " "Info: 3: + IC(0.241 ns) + CELL(0.420 ns) = 3.132 ns; Loc. = LCCOMB_X23_Y35_N24; Fanout = 1; COMB Node = 'pwm_out~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { LessThan1~14 pwm_out~0 } "NODE_NAME" } } { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.216 ns pwm_out~reg0 4 REG LCFF_X23_Y35_N25 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.216 ns; Loc. = LCFF_X23_Y35_N25; Fanout = 2; REG Node = 'pwm_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pwm_out~0 pwm_out~reg0 } "NODE_NAME" } } { "comparateur.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/PWM/comparateur/comparateur.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.633 ns ( 50.78 % ) " "Info: Total cell delay = 1.633 ns ( 50.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.583 ns ( 49.22 % ) " "Info: Total interconnect delay = 1.583 ns ( 49.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.216 ns" { duty[7] LessThan1~14 pwm_out~0 pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.216 ns" { duty[7] {} duty[7]~combout {} LessThan1~14 {} pwm_out~0 {} pwm_out~reg0 {} } { 0.000ns 0.000ns 1.342ns 0.241ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { clk pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.300 ns" { clk {} clk~combout {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.953ns } { 0.000ns 0.810ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.216 ns" { duty[7] LessThan1~14 pwm_out~0 pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.216 ns" { duty[7] {} duty[7]~combout {} LessThan1~14 {} pwm_out~0 {} pwm_out~reg0 {} } { 0.000ns 0.000ns 1.342ns 0.241ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.420ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 11 20:41:29 2023 " "Info: Processing ended: Mon Sep 11 20:41:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
