============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sun Mar  5 16:04:35 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(37)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(48)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(49)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(57)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(63)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(64)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(77)
HDL-1007 : undeclared symbol 'over', assumed default net type 'wire' in ../../../Src/top.v(79)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(80)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(95)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(124)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(125)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(129)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(130)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 26 trigger nets, 26 data nets.
KIT-1004 : Chipwatcher code = 1111110101001100
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=94) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=94) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=94)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=94)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1775/23 useful/useless nets, 974/4 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 1524/4 useful/useless nets, 1333/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1508/16 useful/useless nets, 1321/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 346 better
SYN-1014 : Optimize round 2
SYN-1032 : 1252/45 useful/useless nets, 1065/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1276/157 useful/useless nets, 1112/31 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2571 : Optimize after map_dsp, round 1, 209 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 50 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 1668/18 useful/useless nets, 1504/4 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 6244, tnet num: 1668, tinst num: 1503, tnode num: 7921, tedge num: 9441.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1668 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 187 (3.61), #lev = 6 (1.97)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 187 (3.61), #lev = 6 (1.97)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 454 instances into 187 LUTs, name keeping = 76%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 311 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 112 adder to BLE ...
SYN-4008 : Packed 112 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.318679s wall, 1.093750s user + 0.046875s system = 1.140625s CPU (86.5%)

RUN-1004 : used memory is 143 MB, reserved memory is 108 MB, peak memory is 156 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net eoc_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-4036 : The kept net key2_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[7] will be merged to another kept net rx/data_rx[7]
SYN-5055 WARNING: The kept net type/uart_data[6] will be merged to another kept net rx/data_rx[6]
SYN-5055 WARNING: The kept net type/uart_data[5] will be merged to another kept net rx/data_rx[5]
SYN-5055 WARNING: The kept net type/uart_data[4] will be merged to another kept net rx/data_rx[4]
SYN-5055 WARNING: The kept net type/uart_data[3] will be merged to another kept net rx/data_rx[3]
SYN-5055 WARNING: The kept net type/uart_data[2] will be merged to another kept net rx/data_rx[2]
SYN-5055 WARNING: The kept net type/uart_data[1] will be merged to another kept net rx/data_rx[1]
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/data_rx[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/data_valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (207 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 973 instances
RUN-0007 : 362 luts, 451 seqs, 62 mslices, 51 lslices, 19 pads, 24 brams, 0 dsps
RUN-1001 : There are total 1156 nets
RUN-6004 WARNING: There are 11 nets with only 1 pin.
RUN-1001 : 650 nets have 2 pins
RUN-1001 : 398 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 30 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      5      
RUN-1001 :   No   |  No   |  Yes  |     206     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     240     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |   6   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 10
PHY-3001 : Initial placement ...
PHY-3001 : design contains 971 instances, 362 luts, 451 seqs, 113 slices, 19 macros(113 instances: 62 mslices 51 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5093, tnet num: 1154, tinst num: 971, tnode num: 6833, tedge num: 8519.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1154 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.190518s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (73.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 282882
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 971.
PHY-3001 : End clustering;  0.000037s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 184225, overlap = 54
PHY-3002 : Step(2): len = 122125, overlap = 54
PHY-3002 : Step(3): len = 81142.9, overlap = 54
PHY-3002 : Step(4): len = 58580, overlap = 54
PHY-3002 : Step(5): len = 46897.3, overlap = 54
PHY-3002 : Step(6): len = 39426.5, overlap = 54
PHY-3002 : Step(7): len = 36139, overlap = 54
PHY-3002 : Step(8): len = 30911, overlap = 54
PHY-3002 : Step(9): len = 28911.3, overlap = 54
PHY-3002 : Step(10): len = 28502.4, overlap = 54
PHY-3002 : Step(11): len = 26063, overlap = 54
PHY-3002 : Step(12): len = 23208.2, overlap = 54
PHY-3002 : Step(13): len = 23893.3, overlap = 54
PHY-3002 : Step(14): len = 23156.2, overlap = 54
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.74918e-06
PHY-3002 : Step(15): len = 23033, overlap = 49.5
PHY-3002 : Step(16): len = 24209.2, overlap = 42.75
PHY-3002 : Step(17): len = 22459.2, overlap = 42.75
PHY-3002 : Step(18): len = 22081.9, overlap = 42.75
PHY-3002 : Step(19): len = 21955.8, overlap = 49.5
PHY-3002 : Step(20): len = 21125.2, overlap = 49.5
PHY-3002 : Step(21): len = 20217.6, overlap = 51.75
PHY-3002 : Step(22): len = 20167.2, overlap = 47.25
PHY-3002 : Step(23): len = 19864.7, overlap = 49.1875
PHY-3002 : Step(24): len = 19784, overlap = 57.3438
PHY-3002 : Step(25): len = 19995.2, overlap = 57.9375
PHY-3002 : Step(26): len = 19556.4, overlap = 54.9375
PHY-3002 : Step(27): len = 19543, overlap = 51.625
PHY-3002 : Step(28): len = 19524.4, overlap = 46.8125
PHY-3002 : Step(29): len = 19526.9, overlap = 45.125
PHY-3002 : Step(30): len = 19654.8, overlap = 41.6875
PHY-3002 : Step(31): len = 19932.3, overlap = 44.125
PHY-3002 : Step(32): len = 19165.7, overlap = 47.7812
PHY-3002 : Step(33): len = 19223.3, overlap = 46.5938
PHY-3002 : Step(34): len = 18766.5, overlap = 53.8438
PHY-3002 : Step(35): len = 18696.9, overlap = 51.3438
PHY-3002 : Step(36): len = 18638, overlap = 53.5938
PHY-3002 : Step(37): len = 18272.3, overlap = 53.6562
PHY-3002 : Step(38): len = 18236.7, overlap = 49.3438
PHY-3002 : Step(39): len = 18194.4, overlap = 47.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.49836e-06
PHY-3002 : Step(40): len = 18256.9, overlap = 44.9688
PHY-3002 : Step(41): len = 18237, overlap = 42.7188
PHY-3002 : Step(42): len = 18208.3, overlap = 42.9062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.99672e-06
PHY-3002 : Step(43): len = 18222.1, overlap = 38.4062
PHY-3002 : Step(44): len = 18233.9, overlap = 38.4688
PHY-3002 : Step(45): len = 18281.7, overlap = 38.4688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008946s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1154 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028971s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.40259e-06
PHY-3002 : Step(46): len = 21540, overlap = 23.25
PHY-3002 : Step(47): len = 21540, overlap = 23.25
PHY-3002 : Step(48): len = 21293.5, overlap = 23.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.88052e-05
PHY-3002 : Step(49): len = 21291.8, overlap = 23.0938
PHY-3002 : Step(50): len = 21291.8, overlap = 23.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.76103e-05
PHY-3002 : Step(51): len = 21253.5, overlap = 22.8125
PHY-3002 : Step(52): len = 21594.2, overlap = 21.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.52207e-05
PHY-3002 : Step(53): len = 21672.2, overlap = 20.9688
PHY-3002 : Step(54): len = 21672.2, overlap = 20.9688
PHY-3002 : Step(55): len = 21484.5, overlap = 20.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000150441
PHY-3002 : Step(56): len = 22242.7, overlap = 13.1875
PHY-3002 : Step(57): len = 22497.9, overlap = 11.8125
PHY-3002 : Step(58): len = 22326.8, overlap = 11.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1154 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026858s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.91958e-05
PHY-3002 : Step(59): len = 22749.3, overlap = 23.6562
PHY-3002 : Step(60): len = 22902.3, overlap = 22.7188
PHY-3002 : Step(61): len = 22450.9, overlap = 21.6562
PHY-3002 : Step(62): len = 22483.8, overlap = 22.5625
PHY-3002 : Step(63): len = 22202.3, overlap = 21.625
PHY-3002 : Step(64): len = 22202.3, overlap = 21.625
PHY-3002 : Step(65): len = 21858.8, overlap = 22.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.83916e-05
PHY-3002 : Step(66): len = 22104.3, overlap = 20.75
PHY-3002 : Step(67): len = 22104.3, overlap = 20.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.67832e-05
PHY-3002 : Step(68): len = 22451.9, overlap = 19.75
PHY-3002 : Step(69): len = 22548.1, overlap = 19.9688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5093, tnet num: 1154, tinst num: 971, tnode num: 6833, tedge num: 8519.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 52.81 peak overflow 2.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1156.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 29240, over cnt = 137(0%), over = 441, worst = 12
PHY-1001 : End global iterations;  0.100317s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (31.2%)

PHY-1001 : Congestion index: top1 = 27.91, top5 = 16.42, top10 = 9.98, top15 = 6.75.
PHY-1001 : End incremental global routing;  0.168885s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (37.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1154 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.034053s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.224203s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (48.8%)

OPT-1001 : Current memory(MB): used = 195, reserve = 161, peak = 195.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 737/1156.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 29240, over cnt = 137(0%), over = 441, worst = 12
PHY-1002 : len = 31424, over cnt = 100(0%), over = 222, worst = 12
PHY-1002 : len = 33072, over cnt = 35(0%), over = 69, worst = 12
PHY-1002 : len = 34056, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 34224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.135906s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (57.5%)

PHY-1001 : Congestion index: top1 = 26.59, top5 = 17.27, top10 = 10.98, top15 = 7.55.
OPT-1001 : End congestion update;  0.193743s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (64.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1154 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024938s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.7%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.218808s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (64.3%)

OPT-1001 : Current memory(MB): used = 196, reserve = 162, peak = 196.
OPT-1001 : End physical optimization;  0.640521s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (61.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 362 LUT to BLE ...
SYN-4008 : Packed 362 LUT and 170 SEQ to BLE.
SYN-4003 : Packing 281 remaining SEQ's ...
SYN-4005 : Packed 158 SEQ with LUT/SLICE
SYN-4006 : 57 single LUT's are left
SYN-4006 : 123 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 485/771 primitive instances ...
PHY-3001 : End packing;  0.037128s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.2%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 430 instances
RUN-1001 : 191 mslices, 192 lslices, 19 pads, 24 brams, 0 dsps
RUN-1001 : There are total 988 nets
RUN-6004 WARNING: There are 11 nets with only 1 pin.
RUN-1001 : 475 nets have 2 pins
RUN-1001 : 404 nets have [3 - 5] pins
RUN-1001 : 43 nets have [6 - 10] pins
RUN-1001 : 28 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 428 instances, 383 slices, 19 macros(113 instances: 62 mslices 51 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 23532.2, Over = 29.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4341, tnet num: 986, tinst num: 428, tnode num: 5591, tedge num: 7545.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.227676s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (68.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.62744e-05
PHY-3002 : Step(70): len = 22721.7, overlap = 28.75
PHY-3002 : Step(71): len = 22775.9, overlap = 28
PHY-3002 : Step(72): len = 22541.5, overlap = 29.75
PHY-3002 : Step(73): len = 22412.9, overlap = 29.5
PHY-3002 : Step(74): len = 22399, overlap = 29.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.25488e-05
PHY-3002 : Step(75): len = 22518.2, overlap = 29.75
PHY-3002 : Step(76): len = 22518.2, overlap = 29.75
PHY-3002 : Step(77): len = 22472.5, overlap = 29.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.50977e-05
PHY-3002 : Step(78): len = 23193.3, overlap = 26.5
PHY-3002 : Step(79): len = 23335.8, overlap = 26.25
PHY-3002 : Step(80): len = 23487.2, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.117362s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (13.3%)

PHY-3001 : Trial Legalized: Len = 32061.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.038661s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00060852
PHY-3002 : Step(81): len = 28380.9, overlap = 3
PHY-3002 : Step(82): len = 27001.3, overlap = 6.25
PHY-3002 : Step(83): len = 25598.3, overlap = 9
PHY-3002 : Step(84): len = 25217.6, overlap = 11.75
PHY-3002 : Step(85): len = 25121.6, overlap = 12.25
PHY-3002 : Step(86): len = 24886.3, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00121704
PHY-3002 : Step(87): len = 24822.2, overlap = 12.5
PHY-3002 : Step(88): len = 24786.2, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00243408
PHY-3002 : Step(89): len = 24822, overlap = 12
PHY-3002 : Step(90): len = 24827.6, overlap = 12
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005816s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 28993.6, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005673s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 9 instances has been re-located, deltaX = 4, deltaY = 7, maxDist = 2.
PHY-3001 : Final: Len = 29287.6, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4341, tnet num: 986, tinst num: 428, tnode num: 5591, tedge num: 7545.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 66/988.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 37688, over cnt = 125(0%), over = 213, worst = 6
PHY-1002 : len = 38736, over cnt = 67(0%), over = 82, worst = 3
PHY-1002 : len = 39456, over cnt = 17(0%), over = 18, worst = 2
PHY-1002 : len = 39640, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 39808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.199736s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (46.9%)

PHY-1001 : Congestion index: top1 = 26.90, top5 = 19.32, top10 = 12.93, top15 = 9.06.
PHY-1001 : End incremental global routing;  0.263822s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (59.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.031695s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (49.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.315181s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (59.5%)

OPT-1001 : Current memory(MB): used = 200, reserve = 165, peak = 200.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 838/988.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 39808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006912s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.90, top5 = 19.32, top10 = 12.93, top15 = 9.06.
OPT-1001 : End congestion update;  0.066605s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (93.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022330s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (139.9%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.089053s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (105.3%)

OPT-1001 : Current memory(MB): used = 200, reserve = 166, peak = 200.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021656s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 838/988.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 39808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008208s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.90, top5 = 19.32, top10 = 12.93, top15 = 9.06.
PHY-1001 : End incremental global routing;  0.065337s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (95.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028117s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.1%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 838/988.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 39808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007430s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.90, top5 = 19.32, top10 = 12.93, top15 = 9.06.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024045s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.482759
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.818890s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (84.0%)

RUN-1003 : finish command "place" in  5.121121s wall, 2.000000s user + 0.390625s system = 2.390625s CPU (46.7%)

RUN-1004 : used memory is 187 MB, reserved memory is 152 MB, peak memory is 201 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 430 instances
RUN-1001 : 191 mslices, 192 lslices, 19 pads, 24 brams, 0 dsps
RUN-1001 : There are total 988 nets
RUN-6004 WARNING: There are 11 nets with only 1 pin.
RUN-1001 : 475 nets have 2 pins
RUN-1001 : 404 nets have [3 - 5] pins
RUN-1001 : 43 nets have [6 - 10] pins
RUN-1001 : 28 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4341, tnet num: 986, tinst num: 428, tnode num: 5591, tedge num: 7545.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 191 mslices, 192 lslices, 19 pads, 24 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 36664, over cnt = 145(0%), over = 255, worst = 6
PHY-1002 : len = 37872, over cnt = 89(0%), over = 123, worst = 3
PHY-1002 : len = 39232, over cnt = 10(0%), over = 12, worst = 2
PHY-1002 : len = 39464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.200718s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (23.4%)

PHY-1001 : Congestion index: top1 = 26.27, top5 = 19.06, top10 = 12.80, top15 = 8.93.
PHY-1001 : End global routing;  0.265796s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (35.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 222, reserve = 188, peak = 238.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net eoc_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 487, reserve = 459, peak = 487.
PHY-1001 : End build detailed router design. 4.077372s wall, 3.796875s user + 0.046875s system = 3.843750s CPU (94.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 21400, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.526798s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (94.9%)

PHY-1001 : Current memory(MB): used = 518, reserve = 490, peak = 518.
PHY-1001 : End phase 1; 0.539702s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (95.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Patch 529 net; 1.332025s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (86.8%)

PHY-1022 : len = 94872, over cnt = 121(0%), over = 121, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 519, reserve = 491, peak = 519.
PHY-1001 : End initial routed; 1.574569s wall, 1.296875s user + 0.031250s system = 1.328125s CPU (84.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/862(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.255402s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (91.8%)

PHY-1001 : Current memory(MB): used = 521, reserve = 492, peak = 521.
PHY-1001 : End phase 2; 1.830060s wall, 1.531250s user + 0.031250s system = 1.562500s CPU (85.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 94872, over cnt = 121(0%), over = 121, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.010059s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 95168, over cnt = 44(0%), over = 45, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 0.152456s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (51.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 95384, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.095498s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 95568, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.056156s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (27.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/862(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.255604s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (85.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 24 feed throughs used by 17 nets
PHY-1001 : End commit to database; 0.124343s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.5%)

PHY-1001 : Current memory(MB): used = 533, reserve = 504, peak = 533.
PHY-1001 : End phase 3; 0.829233s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (67.8%)

PHY-1003 : Routed, final wirelength = 95568
PHY-1001 : Current memory(MB): used = 533, reserve = 504, peak = 533.
PHY-1001 : End export database. 0.015828s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.7%)

PHY-1001 : End detail routing;  7.556962s wall, 6.640625s user + 0.109375s system = 6.750000s CPU (89.3%)

RUN-1003 : finish command "route" in  8.116956s wall, 7.000000s user + 0.125000s system = 7.125000s CPU (87.8%)

RUN-1004 : used memory is 472 MB, reserved memory is 443 MB, peak memory is 533 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      607   out of  19600    3.10%
#reg                      457   out of  19600    2.33%
#le                       730
  #lut only               273   out of    730   37.40%
  #reg only               123   out of    730   16.85%
  #lut&reg                334   out of    730   45.75%
#dsp                        0   out of     29    0.00%
#bram                      24   out of     64   37.50%
  #bram9k                  24
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver              Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di        173
#2        config_inst_syn_9    GCLK               config             config_inst.jtck    116


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |730    |494     |113     |457     |24      |0       |
|  rx                                |uart_rx        |53     |45      |6       |35      |0       |0       |
|  tx                                |uart_tx        |56     |41      |8       |37      |0       |0       |
|  type                              |type_choice    |128    |120     |8       |76      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |492    |287     |91      |309     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |492    |287     |91      |309     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |206    |110     |0       |197     |0       |0       |
|        reg_inst                    |register       |203    |107     |0       |194     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |286    |177     |91      |112     |0       |0       |
|        bus_inst                    |bus_top        |78     |37      |30      |22      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |27     |13      |10      |7       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |24     |14      |10      |8       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |27     |10      |10      |7       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |113    |84      |29      |56      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       456   
    #2          2       217   
    #3          3       159   
    #4          4        28   
    #5        5-10       52   
    #6        11-50      38   
    #7       51-100      3    
    #8       101-500     1    
  Average     3.16            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 428
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 988, pip num: 9236
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 24
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 842 valid insts, and 25608 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010001111111110101001100
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.044556s wall, 6.609375s user + 0.046875s system = 6.656250s CPU (325.6%)

RUN-1004 : used memory is 490 MB, reserved memory is 462 MB, peak memory is 672 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_160435.log"
