{"vcs1":{"timestamp_begin":1745907015.615722647, "rt":1.03, "ut":0.30, "st":0.08}}
{"vcselab":{"timestamp_begin":1745907016.764247352, "rt":0.53, "ut":0.21, "st":0.04}}
{"link":{"timestamp_begin":1745907017.339549401, "rt":0.56, "ut":0.19, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745907015.453293376}
{"VCS_COMP_START_TIME": 1745907015.453293376}
{"VCS_COMP_END_TIME": 1745907017.983882214}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 263932}}
{"vcselab": {"peak_mem": 140048}}
