module ex17_a(input a, b, c, output y);
	assign y = (~a & b & c) | (~a & b & ~c);
endmodule
