-- Generated by SerialLite II 14.1 [Altera, IP Toolbench 1.3.0 Build 190]
-- ************************************************************
-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
-- ************************************************************
-- Copyright (C) 1991-2015 Altera Corporation
-- Any megafunction design, and related net list (encrypted or decrypted),
-- support information, device programming or simulation file, and any other
-- associated documentation or information provided by Altera or a partner
-- under Altera's Megafunction Partnership Program may be used only to
-- program PLD devices (but not masked PLD devices) from Altera.  Any other
-- use of such megafunction design, net list, support information, device
-- programming or simulation file, or any other related documentation or
-- information is prohibited for any other purpose, including, but not
-- limited to modification, reverse engineering, de-compiling, or use with
-- any other silicon devices, unless such use is explicitly licensed under
-- a separate agreement with Altera or a megafunction partner.  Title to
-- the intellectual property, including patents, copyrights, trademarks,
-- trade secrets, or maskworks, embodied in any such megafunction design,
-- net list, support information, device programming or simulation file, or
-- any other related documentation or information provided by Altera or a
-- megafunction partner, remains with Altera, the megafunction partner, or
-- their respective licensors.  No other licenses, including any licenses
-- needed under any third party's intellectual property, are provided herein.

component four_lane_seriallite_and_phy
	PORT (
		rxin	: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		ctrl_tc_force_train	: IN STD_LOGIC;
		trefclk	: IN STD_LOGIC;
		cal_blk_clk	: IN STD_LOGIC;
		gxb_powerdown	: IN STD_LOGIC;
		mreset_n	: IN STD_LOGIC;
		txrdp_ena	: IN STD_LOGIC;
		txrdp_dat	: IN STD_LOGIC_VECTOR (127 DOWNTO 0);
		ctrl_tc_serial_lpbena	: IN STD_LOGIC;
		reconfig_clk	: IN STD_LOGIC;
		reconfig_togxb	: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		rrefclk	: OUT STD_LOGIC;
		stat_rr_link	: OUT STD_LOGIC;
		txout	: OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
		stat_tc_pll_locked	: OUT STD_LOGIC;
		tx_coreclock	: OUT STD_LOGIC;
		rcvd_clk_out	: OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
		err_rr_8berrdet	: OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
		err_rr_disp	: OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
		err_rr_pcfifo_uflw	: OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
		err_rr_pcfifo_oflw	: OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
		err_rr_rlv	: OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
		stat_rr_gxsync	: OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
		stat_rr_freqlock	: OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
		stat_rr_rxlocked	: OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
		stat_rr_pattdet	: OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
		rxrdp_ena	: OUT STD_LOGIC;
		rxrdp_dat	: OUT STD_LOGIC_VECTOR (127 DOWNTO 0);
		err_tc_pcfifo_oflw	: OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
		err_tc_pcfifo_uflw	: OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
		txrdp_dav	: OUT STD_LOGIC;
		reconfig_fromgxb	: OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
		stat_tc_rst_done	: OUT STD_LOGIC;
		err_rr_pol_rev_required	: OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
		err_rr_dskfifo_oflw	: OUT STD_LOGIC;
		stat_rr_dskw_done_bc	: OUT STD_LOGIC
	);
end component;
