 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:00:09 2021
****************************************

Operating Conditions: ss0p75v125c   Library: saed32rvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[33]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p75v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX2_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/Q (DFFX2_RVT)         0.34       0.34 r
  U712/Y (NBUFFX16_RVT)                    0.13       0.47 r
  U690/Y (XNOR2X2_RVT)                     0.17       0.64 f
  U686/Y (NAND2X0_RVT)                     0.11       0.75 r
  U1111/Y (AND2X1_RVT)                     0.13       0.89 r
  U670/Y (NAND3X0_RVT)                     0.08       0.97 f
  U669/Y (NAND4X0_RVT)                     0.10       1.07 r
  U736/Y (AO21X1_RVT)                      0.17       1.24 r
  U487/Y (NAND3X0_RVT)                     0.08       1.32 f
  U485/Y (NAND2X4_RVT)                     0.21       1.53 r
  U1333/Y (AO21X1_RVT)                     0.16       1.70 r
  U1160/Y (XNOR2X2_RVT)                    0.17       1.86 f
  U1552/Y (NAND2X0_RVT)                    0.08       1.94 r
  U1557/Y (NAND2X0_RVT)                    0.07       2.01 f
  Delay3_out1_reg[33]/D (DFFX1_RVT)        0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                    1.43       1.43
  clock network delay (ideal)              0.00       1.43
  Delay3_out1_reg[33]/CLK (DFFX1_RVT)      0.00       1.43 r
  library setup time                      -0.14       1.29
  data required time                                  1.29
  -----------------------------------------------------------
  data required time                                  1.29
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.71


1
