Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Sep 25 21:12:26 2020
| Host         : LAPTOP-706OML5B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   147 |
|    Minimum number of control sets                        |   147 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   538 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   147 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |    36 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    24 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     0 |
| >= 16              |    54 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             230 |           81 |
| No           | No                    | Yes                    |              16 |            7 |
| No           | Yes                   | No                     |             180 |           90 |
| Yes          | No                    | No                     |            1397 |          325 |
| Yes          | No                    | Yes                    |              88 |           19 |
| Yes          | Yes                   | No                     |             607 |          175 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                           Enable Signal                                                                                          |                                                           Set/Reset Signal                                                          | Slice Load Count | Bel Load Count |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                       |                                                                                                                                     |                1 |              1 |
| ~design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                  | design_1_i/util_vector_logic_0/Res[0]                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                              |                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                       |                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                            |                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                       |                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_cmd_active_reg[0][0]                   |                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | design_1_i/fifo_16_1024_0/inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                        |                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  | design_1_i/util_vector_logic_0/Res[0]                                                                                               |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                         |                                                                                                                                     |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                          |                                                                                                                                     |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fifo_16_1024_0/inst/wr_status                                                                                                                                                         | design_1_i/util_vector_logic_0/Res[0]                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                  | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                      | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0        |                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__5_n_0          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                             | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual |                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                  | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                          |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                        |                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                           |                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                             |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                             |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                             | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                     | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/AXI_FIFOIN_0/inst/AXI_FIFOIN_v1_0_M00_AXI_inst/write_burst_counter                                                                                                                    | design_1_i/AXI_FIFOIN_0/inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_awaddr[26]_i_1_n_0                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/AXI_FIFOIN_0/inst/AXI_FIFOIN_v1_0_M00_AXI_inst/read_burst_counter                                                                                                                     | design_1_i/AXI_FIFOIN_0/inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_awaddr[26]_i_1_n_0                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                     | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                           |                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                        |                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                    |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                      | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                  |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                               |                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                      |                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                             |                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                  | design_1_i/AXI_FIFOIN_0/inst/AXI_FIFOIN_v1_0_M00_AXI_inst/compare_done_i_1_n_0                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                |                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                         |                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                             |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                      |                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                  | design_1_i/AXI_FIFOIN_0/inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_awaddr[26]_i_1_n_0                                                    |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                     | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                      |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                  |                                                                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/AXI_FIFOIN_0/inst/AXI_FIFOIN_v1_0_M00_AXI_inst/read_index0                                                                                                                            | design_1_i/AXI_FIFOIN_0/inst/AXI_FIFOIN_v1_0_M00_AXI_inst/read_index[8]_i_1_n_0                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                             |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]_0[0]                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                             |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                  |                                                                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                  |                                                                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/AXI_FIFOIN_0/inst/AXI_FIFOIN_v1_0_M00_AXI_inst/write_index0                                                                                                                           | design_1_i/AXI_FIFOIN_0/inst/AXI_FIFOIN_v1_0_M00_AXI_inst/write_index[8]_i_1_n_0                                                    |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                             |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                             |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                           |                                                                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                    |                                                                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                             |                4 |             10 |
|  design_1_i/util_vector_logic_3/Res[0]          |                                                                                                                                                                                                  | design_1_i/util_vector_logic_0/Res[0]                                                                                               |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                          |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                         |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                         |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d                                                                       |                                                                                                                                     |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                     |                2 |             16 |
| ~design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/fifo_16_1024_0/inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    | design_1_i/util_vector_logic_0/Res[0]                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/AXI_FIFOIN_0/inst/AXI_FIFOIN_v1_0_M00_AXI_inst/E[0]                                                                                                                                   | design_1_i/AXI_FIFOIN_0/inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_awaddr[26]_i_1_n_0                                                    |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                     |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                        |                                                                                                                                     |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arcache_d                                                                       |                                                                                                                                     |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                        |                                                                                                                                     |                4 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                         |                                                                                                                                     |                3 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/AXI_FIFOIN_0/inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_arvalid0                                                                                                                           | design_1_i/AXI_FIFOIN_0/inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_awaddr[26]_i_1_n_0                                                    |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/AXI_FIFOIN_0/inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_awvalid0                                                                                                                           | design_1_i/AXI_FIFOIN_0/inst/AXI_FIFOIN_v1_0_M00_AXI_inst/axi_awaddr[26]_i_1_n_0                                                    |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                           |                                                                                                                                     |                7 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                  |                                                                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                               |                                                                                                                                     |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                |                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                  |                                                                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                   |                                                                                                                                     |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                     |                                                                                                                                     |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                               |                                                                                                                                     |               12 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                       |                                                                                                                                     |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                     |                                                                                                                                     |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                       |                                                                                                                                     |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                              |                                                                                                                                     |               10 |             36 |
| ~design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/fifo_16_1024_0/inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_8_out                                                                 | design_1_i/util_vector_logic_0/Res[0]                                                                                               |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                         |                                                                                                                                     |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                        |                                                                                                                                     |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                            |                                                                                                                                     |               11 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                             |               24 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                               |                                                                                                                                     |               10 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                              |                                                                                                                                     |                9 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                      |               17 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                              |                                                                                                                                     |               10 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                            |                                                                                                                                     |               10 |             46 |
| ~design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                  |                                                                                                                                     |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fifo_16_1024_0/inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                            | design_1_i/util_vector_logic_0/Res[0]                                                                                               |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                        |                                                                                                                                     |                7 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                      |                                                                                                                                     |                7 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                      |                                                                                                                                     |                8 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                        |                                                                                                                                     |                9 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                  |                                                                                                                                     |               12 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                             |                                                                                                                                     |               10 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                |                                                                                                                                     |               10 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                      |               28 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                               |                                                                                                                                     |               17 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                               |                                                                                                                                     |               21 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                    |               14 |             69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                    |               16 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                          |                                                                                                                                     |               13 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                         |                                                                                                                                     |               13 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                     |               15 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                     |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                     |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                     |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                  |                                                                                                                                     |               59 |            134 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


