// Seed: 3246027477
module module_0 (
    id_1
);
  output wire id_1;
  reg id_2;
  final assume (id_2) $display(-1);
  assign id_1 = -1'b0;
  logic [7:0] id_3 = id_3[-1'b0];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  tri id_6, id_7;
  assign id_6 = 1;
  id_8(
      id_2
  );
  assign id_5 = id_6 && 1'h0;
  wire id_9, id_10, id_11;
  assign id_4 = -1'h0;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_2 = 0;
endmodule
