Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 18:06:06 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_487_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 Delay1No15_instance/Y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.882ns (25.835%)  route 2.532ns (74.165%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.620ns = ( 6.620 - 4.000 ) 
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.254ns (routing 1.147ns, distribution 1.107ns)
  Clock Net Delay (Destination): 1.973ns (routing 1.043ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=42228, routed)       2.254     3.191    Delay1No15_instance/clk_IBUF_BUFG
    SLICE_X136Y268       FDCE                                         r  Delay1No15_instance/Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y268       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.270 r  Delay1No15_instance/Y_reg[6]/Q
                         net (fo=4, routed)           0.781     4.051    Delay1No14_instance/Y_reg[33]_0[6]
    SLICE_X140Y330       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     4.197 r  Delay1No14_instance/geqOp_carry_i_13__0/O
                         net (fo=1, routed)           0.009     4.206    Sum10_3_impl_instance/FPAddSubOp_instance/S[3]
    SLICE_X140Y330       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.360 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.386    Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X140Y331       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.401 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.427    Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X140Y332       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.479 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.434     4.913    Delay1No15_instance/CO[0]
    SLICE_X142Y339       LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.066     4.979 r  Delay1No15_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.174     5.153    Delay1No14_instance/Y_reg[23]_0[0]
    SLICE_X142Y338       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     5.243 r  Delay1No14_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.155     5.398    Delay1No14_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X142Y339       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     5.450 r  Delay1No14_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=33, routed)          0.319     5.769    Delay1No15_instance/shiftVal__5[0]
    SLICE_X140Y333       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     5.893 r  Delay1No15_instance/shiftedFracY_d1[38]_i_2__0/O
                         net (fo=4, routed)           0.269     6.162    Delay1No15_instance/Sum10_3_impl_instance/level2[15]
    SLICE_X142Y335       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     6.215 r  Delay1No15_instance/shiftedFracY_d1[38]_i_1__0/O
                         net (fo=2, routed)           0.290     6.505    Delay1No15_instance/level4__0[16]
    SLICE_X138Y331       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     6.556 r  Delay1No15_instance/shiftedFracY_d1[22]_i_1__0/O
                         net (fo=1, routed)           0.049     6.605    Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY[11]
    SLICE_X138Y331       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=42228, routed)       1.973     6.620    Sum10_3_impl_instance/FPAddSubOp_instance/clk
    SLICE_X138Y331       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/C
                         clock pessimism              0.399     7.018    
                         clock uncertainty           -0.035     6.983    
    SLICE_X138Y331       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     7.008    Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.008    
                         arrival time                          -6.605    
  -------------------------------------------------------------------
                         slack                                  0.403    




