#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sun May  1 01:26:57 2016
# Process ID: 26429
# Current directory: /ram/home/work/takau/bhewtek/zedboard/zedboard.runs/impl_1
# Command line: vivado -log zboard_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source zboard_wrapper.tcl -notrace
# Log file: /ram/home/work/takau/bhewtek/zedboard/zedboard.runs/impl_1/zboard_wrapper.vdi
# Journal file: /ram/home/work/takau/bhewtek/zedboard/zedboard.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source zboard_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 718 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/bd/zboard/ip/zboard_processing_system7_0_1/zboard_processing_system7_0_1.xdc] for cell 'zboard_i/processing_system7_0/inst'
Finished Parsing XDC File [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/bd/zboard/ip/zboard_processing_system7_0_1/zboard_processing_system7_0_1.xdc] for cell 'zboard_i/processing_system7_0/inst'
Parsing XDC File [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/bd/zboard/ip/zboard_rst_processing_system7_0_100M_1/zboard_rst_processing_system7_0_100M_1_board.xdc] for cell 'zboard_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/bd/zboard/ip/zboard_rst_processing_system7_0_100M_1/zboard_rst_processing_system7_0_100M_1_board.xdc] for cell 'zboard_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/bd/zboard/ip/zboard_rst_processing_system7_0_100M_1/zboard_rst_processing_system7_0_100M_1.xdc] for cell 'zboard_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/bd/zboard/ip/zboard_rst_processing_system7_0_100M_1/zboard_rst_processing_system7_0_100M_1.xdc] for cell 'zboard_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc]
WARNING: [Vivado 12-584] No ports matched 'AC_ADR0'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_ADR1'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO0'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO1'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO2'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_GPIO3'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_MCLK'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_SCK'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_SDA'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA1'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA10'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA2'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA3'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA4'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA7'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA8'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA9'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB1'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB10'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB2'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB3'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB4'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB7'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB8'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB9'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC1_N'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC1_P'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC2_N'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC2_P'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC3_N'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC3_P'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC4_N'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC4_P'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD1_N'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD1_P'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD2_N'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD2_P'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD3_N'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD3_P'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD4_N'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD4_P'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_DC'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_RES'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_SCLK'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_SDIN'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_VBAT'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_VDD'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_CLK'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D0'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D1'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D10'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D11'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D12'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D13'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D14'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HS_D15'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D2'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D3'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D4'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D5'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D6'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D7'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D8'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_D9'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_DE'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_HSYNC'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_INT'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_SCL'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_SDA'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_SPDIF'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_SPDIFO'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_VSYNC'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD0'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD1'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD2'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD3'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD4'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD5'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD6'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD7'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B1'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B2'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B3'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B4'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G1'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G2'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:188]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:188]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G3'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G4'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_HS'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R1'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R2'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R3'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R4'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_VS'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:202]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:202]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:203]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:203]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:204]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:204]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:205]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:205]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:205]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc:205]
Finished Parsing XDC File [/ram/home/work/takau/bhewtek/zedboard_master_XDC_RevC_D_v2.xdc]
Parsing XDC File [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/bd/zboard/ip/zboard_auto_us_1/zboard_auto_us_1_clocks.xdc] for cell 'zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/ram/home/work/takau/bhewtek/zedboard/zedboard.srcs/sources_1/bd/zboard/ip/zboard_auto_us_1/zboard_auto_us_1_clocks.xdc] for cell 'zboard_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1306.457 ; gain = 337.516 ; free physical = 810 ; free virtual = 1963
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1342.473 ; gain = 34.016 ; free physical = 805 ; free virtual = 1959
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 15ef3ba89

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c7ccfca3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1786.965 ; gain = 1.000 ; free physical = 437 ; free virtual = 1580

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 12 load pin(s).
INFO: [Opt 31-10] Eliminated 1268 cells.
Phase 2 Constant Propagation | Checksum: 20d373c83

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1786.965 ; gain = 1.000 ; free physical = 436 ; free virtual = 1578

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 11939 unconnected nets.
INFO: [Opt 31-120] Instance zboard_i/axi_slave_0/inst/top0/mem_output7 (sram_output) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance zboard_i/axi_slave_0/inst/top0/mem_output6 (sram_output__7) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance zboard_i/axi_slave_0/inst/top0/mem_output5 (sram_output__6) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance zboard_i/axi_slave_0/inst/top0/mem_output4 (sram_output__5) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance zboard_i/axi_slave_0/inst/top0/mem_output3 (sram_output__4) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance zboard_i/axi_slave_0/inst/top0/core7/mem_feat (sram_feat) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance zboard_i/axi_slave_0/inst/top0/core6/mem_feat (sram_feat__7) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance zboard_i/axi_slave_0/inst/top0/core5/mem_feat (sram_feat__6) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance zboard_i/axi_slave_0/inst/top0/core4/mem_feat (sram_feat__5) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance zboard_i/axi_slave_0/inst/top0/core3/mem_feat (sram_feat__4) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance zboard_i/axi_slave_0/inst/top0/core2/mem_feat (sram_feat__3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance zboard_i/axi_slave_0/inst/top0/core1/mem_feat (sram_feat__2) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance zboard_i/axi_slave_0/inst/top0/core0/mem_feat (sram_feat__1) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-11] Eliminated 12269 unconnected cells.
Phase 3 Sweep | Checksum: 2033b3200

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1786.965 ; gain = 1.000 ; free physical = 436 ; free virtual = 1578

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1786.965 ; gain = 0.000 ; free physical = 436 ; free virtual = 1578
Ending Logic Optimization Task | Checksum: 2033b3200

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1786.965 ; gain = 1.000 ; free physical = 436 ; free virtual = 1578

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 2033b3200

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 400 ; free virtual = 1542
Ending Power Optimization Task | Checksum: 2033b3200

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1943.016 ; gain = 156.051 ; free physical = 400 ; free virtual = 1542
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 100 Warnings, 100 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1943.016 ; gain = 634.559 ; free physical = 400 ; free virtual = 1542
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 397 ; free virtual = 1542
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /ram/home/work/takau/bhewtek/zedboard/zedboard.runs/impl_1/zboard_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[10] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[6]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[10] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[6]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[10] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[6]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[10] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[6]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[10] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[6]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[10] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[6]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[10] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[6]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[10] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[6]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[11] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[7]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[11] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[7]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[11] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[7]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[11] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[7]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[11] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[7]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[11] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[7]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[11] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[7]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[11] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[7]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[12] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[8]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[12] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[8]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[12] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[8]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[12] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[8]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[12] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[8]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[12] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[8]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[12] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[8]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[12] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[8]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[12] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[8]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[12] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[8]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[13] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[9]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[13] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[9]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[13] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[9]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[13] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[9]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[13] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[9]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[13] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[9]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[13] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[9]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[13] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[9]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[13] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[9]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[13] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[9]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[4] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[0]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[4] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[0]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[4] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[0]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[4] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[0]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[5] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[1]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[5] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[1]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[5] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[1]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[5] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[1]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[6] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[2]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[6] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[2]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[6] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[2]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[6] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[2]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[7] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[3]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[7] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[3]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[7] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[3]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[7] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[3]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[8] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[4]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[8] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[4]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[8] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[4]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[8] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[4]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[8] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[4]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[8] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[4]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[8] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[4]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[8] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[4]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[9] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[5]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[9] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[5]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[9] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[5]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[9] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[5]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[9] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[5]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[9] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[5]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[9] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[5]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/ADDRARDADDR[9] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_addr[5]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/WEA[0] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_we) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_we_d5_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output0/mem_reg/WEA[1] (net: zboard_i/axi_slave_0/inst/top0/mem_output0/mem_we) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_pool_we_d5_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[10] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[6]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[10] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[6]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[10] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[6]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[10] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[6]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[10] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[6]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[10] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[6]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[10] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[6]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[10] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[6]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[11] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[7]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[11] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[7]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[11] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[7]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[11] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[7]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[11] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[7]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[11] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[7]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[11] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[7]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[11] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[7]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[12] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[8]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[12] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[8]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[12] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[8]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[12] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[8]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[12] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[8]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[12] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[8]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[12] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[8]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[12] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[8]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[12] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[8]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[12] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[8]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[13] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[9]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[13] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[9]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[13] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[9]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg has an input control pin zboard_i/axi_slave_0/inst/top0/mem_output1/mem_reg/ADDRARDADDR[13] (net: zboard_i/axi_slave_0/inst/top0/mem_output1/mem_addr[9]) which is driven by a register (zboard_i/axi_slave_0/inst/top0/ctrl/r_output_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 210 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 397 ; free virtual = 1541
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 397 ; free virtual = 1541

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 98566580

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 397 ; free virtual = 1541
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 98566580

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 397 ; free virtual = 1541

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 98566580

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 397 ; free virtual = 1541

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 15cdf3a3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 397 ; free virtual = 1541
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 573325dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 397 ; free virtual = 1541

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: c5b4d220

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 397 ; free virtual = 1541
Phase 1.2.1 Place Init Design | Checksum: 149037ce9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 389 ; free virtual = 1534
Phase 1.2 Build Placer Netlist Model | Checksum: 149037ce9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 389 ; free virtual = 1534

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 149037ce9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 389 ; free virtual = 1534
Phase 1 Placer Initialization | Checksum: 149037ce9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 389 ; free virtual = 1534

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 17d41db03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 388 ; free virtual = 1533

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17d41db03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 388 ; free virtual = 1533

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c087edd3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 388 ; free virtual = 1533

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c6b404a0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 388 ; free virtual = 1533

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: c6b404a0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 388 ; free virtual = 1533

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: e5c5ebcd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 389 ; free virtual = 1533

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: e5c5ebcd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 388 ; free virtual = 1533

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1407767f3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 388 ; free virtual = 1533

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1c9777a00

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 388 ; free virtual = 1533

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1c9777a00

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 388 ; free virtual = 1533

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1c9777a00

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 388 ; free virtual = 1533
Phase 3 Detail Placement | Checksum: 1c9777a00

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 388 ; free virtual = 1533

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1c5799a50

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 388 ; free virtual = 1533

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.125. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 18cee5202

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 388 ; free virtual = 1533
Phase 4.1 Post Commit Optimization | Checksum: 18cee5202

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 388 ; free virtual = 1533

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 18cee5202

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 388 ; free virtual = 1533

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 18cee5202

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 388 ; free virtual = 1533

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 18cee5202

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 388 ; free virtual = 1533

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: feb1cd49

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 388 ; free virtual = 1533
Phase 4 Post Placement Optimization and Clean-Up | Checksum: feb1cd49

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 388 ; free virtual = 1533
Ending Placer Task | Checksum: d1f38e3d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 388 ; free virtual = 1533
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 202 Warnings, 100 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 384 ; free virtual = 1532
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 379 ; free virtual = 1525
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 379 ; free virtual = 1525
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 379 ; free virtual = 1525
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 9d1e816a ConstDB: 0 ShapeSum: 34d50cd3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ecb8f525

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 326 ; free virtual = 1471

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ecb8f525

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 326 ; free virtual = 1471

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ecb8f525

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 316 ; free virtual = 1461

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ecb8f525

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 316 ; free virtual = 1461
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2455d1676

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 302 ; free virtual = 1447
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.177  | TNS=0.000  | WHS=-0.299 | THS=-21.759|

Phase 2 Router Initialization | Checksum: 1c53e7cac

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 302 ; free virtual = 1447

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: b10dec1b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 302 ; free virtual = 1447

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 153dc8723

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 302 ; free virtual = 1447
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.435  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18546f8f8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 302 ; free virtual = 1447
Phase 4 Rip-up And Reroute | Checksum: 18546f8f8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 302 ; free virtual = 1447

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 244d80970

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 302 ; free virtual = 1447
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.550  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 244d80970

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 302 ; free virtual = 1447

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 244d80970

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 302 ; free virtual = 1447
Phase 5 Delay and Skew Optimization | Checksum: 244d80970

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 302 ; free virtual = 1447

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b06d9fd2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 302 ; free virtual = 1447
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.550  | TNS=0.000  | WHS=0.048  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 24063bda9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 302 ; free virtual = 1447
Phase 6 Post Hold Fix | Checksum: 24063bda9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 302 ; free virtual = 1447

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.13353 %
  Global Horizontal Routing Utilization  = 0.166582 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14f974503

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 302 ; free virtual = 1447

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14f974503

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 302 ; free virtual = 1447

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 158e7f5c9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 302 ; free virtual = 1447

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.550  | TNS=0.000  | WHS=0.048  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 158e7f5c9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 302 ; free virtual = 1447
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 302 ; free virtual = 1447

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 203 Warnings, 100 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 302 ; free virtual = 1447
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1943.016 ; gain = 0.000 ; free physical = 297 ; free virtual = 1446
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /ram/home/work/takau/bhewtek/zedboard/zedboard.runs/impl_1/zboard_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Sun May  1 01:28:02 2016...
