// Seed: 266403388
module module_0;
  logic id_0;
  reg id_1;
  supply1 id_2;
  assign id_1 = 1;
  logic id_3, id_4;
  assign id_0 = 1 & id_1 & 1;
  always @(posedge id_4) begin
    #1 begin
      id_1 <= #1 id_2[1];
    end
  end
  type_9(
      id_0, 1, 1'b0, id_3
  );
endmodule
