{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639501129367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639501129373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 14 18:58:49 2021 " "Processing started: Tue Dec 14 18:58:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639501129373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501129373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off space_invaders_lite -c space_invaders_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off space_invaders_lite -c space_invaders_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501129373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639501130089 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "my_ROM.qsys " "Elaborating Qsys system entity \"my_ROM.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501136772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.14.18:58:59 Progress: Loading my_ROM/my_ROM.qsys " "2021.12.14.18:58:59 Progress: Loading my_ROM/my_ROM.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501139767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.14.18:59:00 Progress: Reading input file " "2021.12.14.18:59:00 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501140386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.14.18:59:00 Progress: Adding onchip_flash_0 \[altera_onchip_flash 17.0\] " "2021.12.14.18:59:00 Progress: Adding onchip_flash_0 \[altera_onchip_flash 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501140442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.14.18:59:01 Progress: Parameterizing module onchip_flash_0 " "2021.12.14.18:59:01 Progress: Parameterizing module onchip_flash_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501141385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.14.18:59:01 Progress: Building connections " "2021.12.14.18:59:01 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501141389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.14.18:59:01 Progress: Parameterizing connections " "2021.12.14.18:59:01 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501141389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.14.18:59:01 Progress: Validating " "2021.12.14.18:59:01 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501141402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.14.18:59:01 Progress: Done reading input file " "2021.12.14.18:59:01 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501141474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "My_ROM: Generating my_ROM \"my_ROM\" for QUARTUS_SYNTH " "My_ROM: Generating my_ROM \"my_ROM\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501142398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_flash_0: Generating top-level entity altera_onchip_flash " "Onchip_flash_0: Generating top-level entity altera_onchip_flash" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501143415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_flash_0: \"my_ROM\" instantiated altera_onchip_flash \"onchip_flash_0\" " "Onchip_flash_0: \"my_ROM\" instantiated altera_onchip_flash \"onchip_flash_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501143421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "My_ROM: Done \"my_ROM\" with 2 modules, 5 files " "My_ROM: Done \"my_ROM\" with 2 modules, 5 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501143428 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "my_ROM.qsys " "Finished elaborating Qsys system entity \"my_ROM.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501144131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/semi_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/semi_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 semi_ROM " "Found entity 1: semi_ROM" {  } { { "sv_files/audio/semi_ROM.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/semi_ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/i2s_transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/i2s_transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_Transmitter " "Found entity 1: I2S_Transmitter" {  } { { "sv_files/audio/I2S_Transmitter.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S_Transmitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144167 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "I2S.sv(68) " "Verilog HDL information at I2S.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "sv_files/audio/I2S.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1639501144169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/i2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/i2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2S " "Found entity 1: I2S" {  } { { "sv_files/audio/I2S.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144169 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "back_ground_draw.sv(56) " "Verilog HDL information at back_ground_draw.sv(56): always construct contains both blocking and non-blocking assignments" {  } { { "back_ground_draw.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/back_ground_draw.sv" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1639501144171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "back_ground_draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file back_ground_draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_draw " "Found entity 1: back_ground_draw" {  } { { "back_ground_draw.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/back_ground_draw.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "objects_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file objects_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "objects_mux.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/objects_mux.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144173 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_controller.sv(64) " "Verilog HDL information at vga_controller.sv(64): always construct contains both blocking and non-blocking assignments" {  } { { "vga_controller.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/vga_controller.sv" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1639501144175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144175 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "video_sync_generator.sv(72) " "Verilog HDL information at video_sync_generator.sv(72): always construct contains both blocking and non-blocking assignments" {  } { { "video_sync_generator.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/video_sync_generator.sv" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1639501144177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/video_sync_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/vga_pll.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "square_object.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/square_object.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smileyface_movecollision.sv 1 1 " "Found 1 design units, including 1 entities, in source file smileyface_movecollision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyface_moveCollision " "Found entity 1: smileyface_moveCollision" {  } { { "smileyface_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/smileyface_moveCollision.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smileybitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file smileybitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyBitMap " "Found entity 1: smileyBitMap" {  } { { "smileyBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/smileyBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smiley_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file smiley_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smiley_block " "Found entity 1: smiley_block" {  } { { "smiley_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/smiley_block.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_to_bgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgb_to_bgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_to_BGR " "Found entity 1: RGB_to_BGR" {  } { { "RGB_to_BGR.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/RGB_to_BGR.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144190 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game_controller.sv(76) " "Verilog HDL information at game_controller.sv(76): always construct contains both blocking and non-blocking assignments" {  } { { "game_controller.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/game_controller.sv" 76 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1639501144192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "game_controller.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/game_controller.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player.sv 1 1 " "Found 1 design units, including 1 entities, in source file player.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player " "Found entity 1: player" {  } { { "player.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_movecollision.sv 1 1 " "Found 1 design units, including 1 entities, in source file player_movecollision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_moveCollision " "Found entity 1: player_moveCollision" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playerbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file playerbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerBitMap " "Found entity 1: playerBitMap" {  } { { "playerBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/playerBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alien_matrix_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file alien_matrix_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alien_matrix_block " "Found entity 1: alien_matrix_block" {  } { { "alien_matrix_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_block.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alien_matrix_movecollision.sv 1 1 " "Found 1 design units, including 1 entities, in source file alien_matrix_movecollision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alien_matrix_moveCollision " "Found entity 1: alien_matrix_moveCollision" {  } { { "alien_matrix_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_moveCollision.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alien_matrixbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file alien_matrixbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alien_matrixBitMap " "Found entity 1: alien_matrixBitMap" {  } { { "alien_matrixBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrixBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alienmiddle.sv 1 1 " "Found 1 design units, including 1 entities, in source file alienmiddle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alienMiddle " "Found entity 1: alienMiddle" {  } { { "alienMiddle.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alienMiddle.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/alien_shot_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/alien_shot_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alien_shot_block " "Found entity 1: alien_shot_block" {  } { { "output_files/alien_shot_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_block.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "output_files/random.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/random.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/alien_shot_movecollision.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/alien_shot_movecollision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alien_shot_moveCollision " "Found entity 1: alien_shot_moveCollision" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/player/player_shots_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/player/player_shots_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_shots_block " "Found entity 1: player_shots_block" {  } { { "sv_files/player/player_shots_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shots_block.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/player/player_shot_movecollision.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/player/player_shot_movecollision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_shot_moveCollision " "Found entity 1: player_shot_moveCollision" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/score/score_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/score/score_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score_block " "Found entity 1: score_block" {  } { { "sv_files/score/score_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/score_block.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/scorebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/scorebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scoreBitMap " "Found entity 1: scoreBitMap" {  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_life_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file player_life_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_life_block " "Found entity 1: player_life_block" {  } { { "player_life_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_life_block.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playerlifebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file playerlifebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerLifeBitMap " "Found entity 1: playerLifeBitMap" {  } { { "playerLifeBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/playerLifeBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/start_screen/start_screen.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/start_screen/start_screen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 start_screen " "Found entity 1: start_screen" {  } { { "sv_files/start_screen/start_screen.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/start_screen/keystartbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/start_screen/keystartbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyStartBitMap " "Found entity 1: keyStartBitMap" {  } { { "sv_files/start_screen/keyStartBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/keyStartBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/spaceinvadersbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/spaceinvadersbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spaceInvadersBitMap " "Found entity 1: spaceInvadersBitMap" {  } { { "output_files/spaceInvadersBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/spaceInvadersBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/keycreditbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/keycreditbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyCreditBitMap " "Found entity 1: keyCreditBitMap" {  } { { "output_files/keyCreditBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/keyCreditBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/start_screen/start_screen_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/start_screen/start_screen_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 start_screen_mux " "Found entity 1: start_screen_mux" {  } { { "sv_files/start_screen/start_screen_mux.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen_mux.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/life_credits/creditbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/life_credits/creditbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 creditBitMap " "Found entity 1: creditBitMap" {  } { { "sv_files/life_credits/creditBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/life_credits/creditBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/start_screen/credit_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/start_screen/credit_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 credit_block " "Found entity 1: credit_block" {  } { { "sv_files/start_screen/credit_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/credit_block.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/one_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/one_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_counter " "Found entity 1: one_sec_counter" {  } { { "sv_files/one_sec_counter.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/one_sec_counter.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144256 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "credit_shmidth.sv(22) " "Verilog HDL information at credit_shmidth.sv(22): always construct contains both blocking and non-blocking assignments" {  } { { "credit_shmidth.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/credit_shmidth.sv" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1639501144257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "credit_shmidth.sv 1 1 " "Found 1 design units, including 1 entities, in source file credit_shmidth.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shmidth " "Found entity 1: shmidth" {  } { { "credit_shmidth.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/credit_shmidth.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/end_screen/end_screen.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/end_screen/end_screen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 end_screen " "Found entity 1: end_screen" {  } { { "sv_files/end_screen/end_screen.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/end_screen/end_screen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/end_screen/gameoverbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/end_screen/gameoverbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameOverBitMap " "Found entity 1: gameOverBitMap" {  } { { "sv_files/end_screen/gameOverBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/end_screen/gameOverBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/score/highscorebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/score/highscorebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 highScoreBitMap " "Found entity 1: highScoreBitMap" {  } { { "sv_files/score/highScoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/highScoreBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/score/high_score.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/score/high_score.sv" { { "Info" "ISGN_ENTITY_NAME" "1 high_score " "Found entity 1: high_score" {  } { { "sv_files/score/high_score.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/high_score.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/titles/titles_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/titles/titles_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 titles_block " "Found entity 1: titles_block" {  } { { "sv_files/titles/titles_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/titles/highscoretitlebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/titles/highscoretitlebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 highScoreTitleBitMap " "Found entity 1: highScoreTitleBitMap" {  } { { "sv_files/titles/highScoreTitleBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/highScoreTitleBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/score/scoretitlebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/score/scoretitlebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scoreTitleBitMap " "Found entity 1: scoreTitleBitMap" {  } { { "sv_files/score/scoreTitleBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/scoreTitleBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/titles/creditstitlebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/titles/creditstitlebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 creditsTitleBitMap " "Found entity 1: creditsTitleBitMap" {  } { { "sv_files/titles/creditsTitleBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/creditsTitleBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/titles/livestitlebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/titles/livestitlebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 livesTitleBitMap " "Found entity 1: livesTitleBitMap" {  } { { "sv_files/titles/livesTitleBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/livesTitleBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/titles/titles_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/titles/titles_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 titles_mux " "Found entity 1: titles_mux" {  } { { "sv_files/titles/titles_mux.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_mux.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/bonus_ship/bonus_ship.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/bonus_ship/bonus_ship.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bonus_ship " "Found entity 1: bonus_ship" {  } { { "sv_files/bonus_ship/bonus_ship.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonus_ship.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/bonus_ship/bonusship_movecollision.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/bonus_ship/bonusship_movecollision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bonusShip_moveCollision " "Found entity 1: bonusShip_moveCollision" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bonusshipbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/bonusshipbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bonusShipBitMap " "Found entity 1: bonusShipBitMap" {  } { { "output_files/bonusShipBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/bonusShipBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/clock_divide_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/clock_divide_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divide_N " "Found entity 1: clock_divide_N" {  } { { "sv_files/audio/clock_divide_N.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/clock_divide_N.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/audio.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/audio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio " "Found entity 1: audio" {  } { { "sv_files/audio/audio.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/audio.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/shot_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/shot_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shot_ROM " "Found entity 1: shot_ROM" {  } { { "sv_files/audio/shot_ROM.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/shot_ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/player_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/player_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_ROM " "Found entity 1: player_ROM" {  } { { "sv_files/audio/player_ROM.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/player_ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/invader_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/invader_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 invader_ROM " "Found entity 1: invader_ROM" {  } { { "sv_files/audio/invader_ROM.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/invader_ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/ufo_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/ufo_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ufo_ROM " "Found entity 1: ufo_ROM" {  } { { "sv_files/audio/ufo_ROM.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/ufo_ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/soundtrack_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/soundtrack_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soundtrack_ROM " "Found entity 1: soundtrack_ROM" {  } { { "sv_files/audio/soundtrack_ROM.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/soundtrack_ROM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/seg_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/seg_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg_display " "Found entity 1: seg_display" {  } { { "sv_files/seg_display.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/seg_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/rom_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/rom_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_mux " "Found entity 1: ROM_mux" {  } { { "sv_files/audio/ROM_mux.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/ROM_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/volumetitlebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/volumetitlebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 volumeTitleBitMap " "Found entity 1: volumeTitleBitMap" {  } { { "sv_files/audio/volumeTitleBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/volumeTitleBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_files/volumeonbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sound_files/volumeonbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 volumeOnBitMap " "Found entity 1: volumeOnBitMap" {  } { { "sound_files/volumeOnBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sound_files/volumeOnBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/volumeoffbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/volumeoffbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 volumeOffBitMap " "Found entity 1: volumeOffBitMap" {  } { { "sv_files/audio/volumeOffBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/volumeOffBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/volume_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/volume_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 volume_display " "Found entity 1: volume_display" {  } { { "sv_files/audio/volume_display.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/volume_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/volumeonoffbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/volumeonoffbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 volumeOnOffBitMap " "Found entity 1: volumeOnOffBitMap" {  } { { "sv_files/audio/volumeOnOffBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/volumeOnOffBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "namesbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file namesbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 namesBitMap " "Found entity 1: namesBitMap" {  } { { "namesBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/namesBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/shield/shieldbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/shield/shieldbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shieldBitMap " "Found entity 1: shieldBitMap" {  } { { "sv_files/shield/shieldBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/shield/shieldBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/shield/shield_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/shield/shield_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shield_block " "Found entity 1: shield_block" {  } { { "sv_files/shield/shield_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/shield/shield_block.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_rom/my_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_rom/my_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_ROM " "Found entity 1: my_ROM" {  } { { "db/ip/my_rom/my_rom.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/my_rom.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_rom/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_rom/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_rom/submodules/altera_onchip_flash_util.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/my_rom/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144362 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144362 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_s_address_write_protection_check " "Found entity 3: altera_onchip_flash_s_address_write_protection_check" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_util.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144362 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_a_address_write_protection_check " "Found entity 4: altera_onchip_flash_a_address_write_protection_check" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_util.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144362 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_convert_address " "Found entity 5: altera_onchip_flash_convert_address" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_util.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144362 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_onchip_flash_convert_sector " "Found entity 6: altera_onchip_flash_convert_sector" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_util.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144362 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_onchip_flash_counter " "Found entity 7: altera_onchip_flash_counter" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_util.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_rom/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_rom/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "db/ip/my_rom/submodules/rtl/altera_onchip_flash_block.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144413 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639501144719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:u1 " "Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:u1\"" {  } { { "DE10_LITE_Golden_Top.v" "u1" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501144736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll:u1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll:u1\|altpll:altpll_component\"" {  } { { "vga_pll.sv" "altpll_component" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/vga_pll.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501144811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:u1\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll:u1\|altpll:altpll_component\"" {  } { { "vga_pll.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/vga_pll.sv" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501144825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:u1\|altpll:altpll_component " "Instantiated megafunction \"vga_pll:u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501144825 ""}  } { { "vga_pll.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/vga_pll.sv" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639501144825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_altpll " "Found entity 1: vga_pll_altpll" {  } { { "db/vga_pll_altpll.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/vga_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501144862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501144862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_altpll vga_pll:u1\|altpll:altpll_component\|vga_pll_altpll:auto_generated " "Elaborating entity \"vga_pll_altpll\" for hierarchy \"vga_pll:u1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501144862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio audio:audio_inst " "Elaborating entity \"audio\" for hierarchy \"audio:audio_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "audio_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501144872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S audio:audio_inst\|I2S:I2S_inst " "Elaborating entity \"I2S\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\"" {  } { { "sv_files/audio/audio.sv" "I2S_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/audio.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501144891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divide_N audio:audio_inst\|I2S:I2S_inst\|clock_divide_N:clock_divide_19 " "Elaborating entity \"clock_divide_N\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\|clock_divide_N:clock_divide_19\"" {  } { { "sv_files/audio/I2S.sv" "clock_divide_19" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501144908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_Transmitter audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst " "Elaborating entity \"I2S_Transmitter\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\"" {  } { { "sv_files/audio/I2S.sv" "I2S_Transmitter_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501144941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "semi_ROM audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst " "Elaborating entity \"semi_ROM\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\"" {  } { { "sv_files/audio/I2S.sv" "semi_ROM_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501144954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_ROM audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|player_ROM:player_ROM_inst " "Elaborating entity \"player_ROM\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|player_ROM:player_ROM_inst\"" {  } { { "sv_files/audio/semi_ROM.sv" "player_ROM_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/semi_ROM.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501144978 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 player_ROM.sv(13) " "Verilog HDL Declaration warning at player_ROM.sv(13): vector has more than 2**16 bits" {  } { { "sv_files/audio/player_ROM.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/player_ROM.sv" 13 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639501144979 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|player_ROM:player_ROM_inst"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 player_ROM.sv(14) " "Verilog HDL Declaration warning at player_ROM.sv(14): vector has more than 2**16 bits" {  } { { "sv_files/audio/player_ROM.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/player_ROM.sv" 14 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639501145048 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|player_ROM:player_ROM_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shot_ROM audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|shot_ROM:shot_ROM_inst " "Elaborating entity \"shot_ROM\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|shot_ROM:shot_ROM_inst\"" {  } { { "sv_files/audio/semi_ROM.sv" "shot_ROM_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/semi_ROM.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501176398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invader_ROM audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|invader_ROM:invader_ROM_inst " "Elaborating entity \"invader_ROM\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|invader_ROM:invader_ROM_inst\"" {  } { { "sv_files/audio/semi_ROM.sv" "invader_ROM_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/semi_ROM.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501183169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_mux audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst " "Elaborating entity \"ROM_mux\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\"" {  } { { "sv_files/audio/semi_ROM.sv" "aud_mux_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/semi_ROM.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501188691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_ROM audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0 " "Elaborating entity \"my_ROM\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\"" {  } { { "sv_files/audio/ROM_mux.sv" "u0" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/ROM_mux.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501188735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0 " "Elaborating entity \"altera_onchip_flash\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0\"" {  } { { "db/ip/my_rom/my_rom.v" "onchip_flash_0" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/my_rom.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501188746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_data_controller audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller " "Elaborating entity \"altera_onchip_flash_avmm_data_controller\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\"" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash.v" "avmm_data_controller" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501188757 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_sector_addr altera_onchip_flash_avmm_data_controller.v(197) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(197): object \"flash_sector_addr\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639501188759 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_drdin_neg_reg altera_onchip_flash_avmm_data_controller.v(213) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(213): object \"flash_drdin_neg_reg\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639501188759 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_count altera_onchip_flash_avmm_data_controller.v(214) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(214): object \"write_count\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639501188759 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "erase_count altera_onchip_flash_avmm_data_controller.v(215) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(215): object \"erase_count\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639501188759 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_count altera_onchip_flash_avmm_data_controller.v(216) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(216): object \"read_count\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639501188759 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_timeout altera_onchip_flash_avmm_data_controller.v(219) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(219): object \"write_timeout\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639501188759 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_wait_neg altera_onchip_flash_avmm_data_controller.v(221) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(221): object \"write_wait_neg\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639501188759 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "erase_timeout altera_onchip_flash_avmm_data_controller.v(222) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(222): object \"erase_timeout\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639501188760 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_se_pass_reg altera_onchip_flash_avmm_data_controller.v(228) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(228): object \"flash_se_pass_reg\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639501188760 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_sp_pass_reg altera_onchip_flash_avmm_data_controller.v(229) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(229): object \"flash_sp_pass_reg\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639501188760 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_busy_reg altera_onchip_flash_avmm_data_controller.v(230) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(230): object \"flash_busy_reg\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639501188760 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_busy_clear_reg altera_onchip_flash_avmm_data_controller.v(231) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(231): object \"flash_busy_clear_reg\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639501188760 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "erase_busy_scan altera_onchip_flash_avmm_data_controller.v(232) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(232): object \"erase_busy_scan\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639501188760 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_busy_scan altera_onchip_flash_avmm_data_controller.v(233) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(233): object \"write_busy_scan\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639501188760 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sector1_writable_reg altera_onchip_flash_avmm_data_controller.v(234) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(234): object \"is_sector1_writable_reg\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 234 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639501188760 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sector2_writable_reg altera_onchip_flash_avmm_data_controller.v(235) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(235): object \"is_sector2_writable_reg\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639501188760 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sector3_writable_reg altera_onchip_flash_avmm_data_controller.v(236) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(236): object \"is_sector3_writable_reg\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639501188760 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sector4_writable_reg altera_onchip_flash_avmm_data_controller.v(237) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(237): object \"is_sector4_writable_reg\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639501188760 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_sector5_writable_reg altera_onchip_flash_avmm_data_controller.v(238) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(238): object \"is_sector5_writable_reg\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639501188760 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cur_e_addr altera_onchip_flash_avmm_data_controller.v(245) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(245): object \"cur_e_addr\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639501188760 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_csr_sector_erase_addr altera_onchip_flash_avmm_data_controller.v(259) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(259): object \"valid_csr_sector_erase_addr\" assigned a value but never read" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639501188760 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|semi_ROM:semi_ROM_inst|ROM_mux:aud_mux_inst|my_ROM:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_address_range_check audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker " "Elaborating entity \"altera_onchip_flash_address_range_check\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker\"" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "address_range_checker" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501188785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_address audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor " "Elaborating entity \"altera_onchip_flash_convert_address\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor\"" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" "address_convertor" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash_avmm_data_controller.v" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501188793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_block audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block " "Elaborating entity \"altera_onchip_flash_block\" for hierarchy \"audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\"" {  } { { "db/ip/my_rom/submodules/altera_onchip_flash.v" "altera_onchip_flash_block" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/my_rom/submodules/altera_onchip_flash.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501188823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "DE10_LITE_Golden_Top.v" "vga_ins" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.sv" "LTM_ins" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/vga_controller.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB_to_BGR RGB_to_BGR:cnvt_rgb " "Elaborating entity \"RGB_to_BGR\" for hierarchy \"RGB_to_BGR:cnvt_rgb\"" {  } { { "DE10_LITE_Golden_Top.v" "cnvt_rgb" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux objects_mux:mux_inst " "Elaborating entity \"objects_mux\" for hierarchy \"objects_mux:mux_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "mux_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller game_controller:game_cnt_inst " "Elaborating entity \"game_controller\" for hierarchy \"game_controller:game_cnt_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "game_cnt_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter game_controller:game_cnt_inst\|one_sec_counter:one_sec_counter " "Elaborating entity \"one_sec_counter\" for hierarchy \"game_controller:game_cnt_inst\|one_sec_counter:one_sec_counter\"" {  } { { "game_controller.sv" "one_sec_counter" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/game_controller.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alien_matrix_block alien_matrix_block:alien_block_inst " "Elaborating entity \"alien_matrix_block\" for hierarchy \"alien_matrix_block:alien_block_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "alien_block_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alien_matrix_moveCollision alien_matrix_block:alien_block_inst\|alien_matrix_moveCollision:alien_mov_inst " "Elaborating entity \"alien_matrix_moveCollision\" for hierarchy \"alien_matrix_block:alien_block_inst\|alien_matrix_moveCollision:alien_mov_inst\"" {  } { { "alien_matrix_block.sv" "alien_mov_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_block.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object alien_matrix_block:alien_block_inst\|square_object:alien_sq " "Elaborating entity \"square_object\" for hierarchy \"alien_matrix_block:alien_block_inst\|square_object:alien_sq\"" {  } { { "alien_matrix_block.sv" "alien_sq" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_block.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alien_matrixBitMap alien_matrix_block:alien_block_inst\|alien_matrixBitMap:alien_bit_inst " "Elaborating entity \"alien_matrixBitMap\" for hierarchy \"alien_matrix_block:alien_block_inst\|alien_matrixBitMap:alien_bit_inst\"" {  } { { "alien_matrix_block.sv" "alien_bit_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_block.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "initial_game " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"initial_game\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639501189305 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MazeBiMapMask " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MazeBiMapMask\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639501189305 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639501189305 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639501189305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alienMiddle alien_matrix_block:alien_block_inst\|alienMiddle:alien_middle_inst " "Elaborating entity \"alienMiddle\" for hierarchy \"alien_matrix_block:alien_block_inst\|alienMiddle:alien_middle_inst\"" {  } { { "alien_matrix_block.sv" "alien_middle_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_block.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player player:player_inst " "Elaborating entity \"player\" for hierarchy \"player:player_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "player_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_moveCollision player:player_inst\|player_moveCollision:player_mov_inst " "Elaborating entity \"player_moveCollision\" for hierarchy \"player:player_inst\|player_moveCollision:player_mov_inst\"" {  } { { "player.sv" "player_mov_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object player:player_inst\|square_object:player_sq " "Elaborating entity \"square_object\" for hierarchy \"player:player_inst\|square_object:player_sq\"" {  } { { "player.sv" "player_sq" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerBitMap player:player_inst\|playerBitMap:player_bit_inst " "Elaborating entity \"playerBitMap\" for hierarchy \"player:player_inst\|playerBitMap:player_bit_inst\"" {  } { { "player.sv" "player_bit_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189392 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HitEdgeCode playerBitMap.sv(19) " "Output port \"HitEdgeCode\" at playerBitMap.sv(19) has no driver" {  } { { "playerBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/playerBitMap.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639501189395 "|DE10_LITE_Golden_Top|player:player_inst|playerBitMap:player_bit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alien_shot_block alien_shot_block:alien_shot_inst " "Elaborating entity \"alien_shot_block\" for hierarchy \"alien_shot_block:alien_shot_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "alien_shot_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random alien_shot_block:alien_shot_inst\|random:rnd_inst " "Elaborating entity \"random\" for hierarchy \"alien_shot_block:alien_shot_inst\|random:rnd_inst\"" {  } { { "output_files/alien_shot_block.sv" "rnd_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_block.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alien_shot_moveCollision alien_shot_block:alien_shot_inst\|alien_shot_moveCollision:alien_shot_mv_inst " "Elaborating entity \"alien_shot_moveCollision\" for hierarchy \"alien_shot_block:alien_shot_inst\|alien_shot_moveCollision:alien_shot_mv_inst\"" {  } { { "output_files/alien_shot_block.sv" "alien_shot_mv_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_block.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object alien_shot_block:alien_shot_inst\|square_object:alien_shot_sq " "Elaborating entity \"square_object\" for hierarchy \"alien_shot_block:alien_shot_inst\|square_object:alien_shot_sq\"" {  } { { "output_files/alien_shot_block.sv" "alien_shot_sq" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_block.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_shots_block player_shots_block:player_shot_inst " "Elaborating entity \"player_shots_block\" for hierarchy \"player_shots_block:player_shot_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "player_shot_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_shot_moveCollision player_shots_block:player_shot_inst\|player_shot_moveCollision:player_shot_mv_inst " "Elaborating entity \"player_shot_moveCollision\" for hierarchy \"player_shots_block:player_shot_inst\|player_shot_moveCollision:player_shot_mv_inst\"" {  } { { "sv_files/player/player_shots_block.sv" "player_shot_mv_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shots_block.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object player_shots_block:player_shot_inst\|square_object:player_shot_sq " "Elaborating entity \"square_object\" for hierarchy \"player_shots_block:player_shot_inst\|square_object:player_shot_sq\"" {  } { { "sv_files/player/player_shots_block.sv" "player_shot_sq" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shots_block.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_block score_block:score_inst " "Elaborating entity \"score_block\" for hierarchy \"score_block:score_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "score_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object score_block:score_inst\|square_object:score_sq_inst " "Elaborating entity \"square_object\" for hierarchy \"score_block:score_inst\|square_object:score_sq_inst\"" {  } { { "sv_files/score/score_block.sv" "score_sq_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/score_block.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreBitMap score_block:score_inst\|scoreBitMap:score_map_inst " "Elaborating entity \"scoreBitMap\" for hierarchy \"score_block:score_inst\|scoreBitMap:score_map_inst\"" {  } { { "sv_files/score/score_block.sv" "score_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/score_block.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189501 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "number_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"number_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639501189512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_life_block player_life_block:life_inst " "Elaborating entity \"player_life_block\" for hierarchy \"player_life_block:life_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "life_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object player_life_block:life_inst\|square_object:player_life_sq " "Elaborating entity \"square_object\" for hierarchy \"player_life_block:life_inst\|square_object:player_life_sq\"" {  } { { "player_life_block.sv" "player_life_sq" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_life_block.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerLifeBitMap player_life_block:life_inst\|playerLifeBitMap:life_map_inst " "Elaborating entity \"playerLifeBitMap\" for hierarchy \"player_life_block:life_inst\|playerLifeBitMap:life_map_inst\"" {  } { { "player_life_block.sv" "life_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_life_block.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_screen start_screen:start_screen_inst " "Elaborating entity \"start_screen\" for hierarchy \"start_screen:start_screen_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "start_screen_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object start_screen:start_screen_inst\|square_object:keyStart_sq_inst " "Elaborating entity \"square_object\" for hierarchy \"start_screen:start_screen_inst\|square_object:keyStart_sq_inst\"" {  } { { "sv_files/start_screen/start_screen.sv" "keyStart_sq_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyStartBitMap start_screen:start_screen_inst\|keyStartBitMap:key_map_inst " "Elaborating entity \"keyStartBitMap\" for hierarchy \"start_screen:start_screen_inst\|keyStartBitMap:key_map_inst\"" {  } { { "sv_files/start_screen/start_screen.sv" "key_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object start_screen:start_screen_inst\|square_object:space_sq_inst " "Elaborating entity \"square_object\" for hierarchy \"start_screen:start_screen_inst\|square_object:space_sq_inst\"" {  } { { "sv_files/start_screen/start_screen.sv" "space_sq_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spaceInvadersBitMap start_screen:start_screen_inst\|spaceInvadersBitMap:space_map_inst " "Elaborating entity \"spaceInvadersBitMap\" for hierarchy \"start_screen:start_screen_inst\|spaceInvadersBitMap:space_map_inst\"" {  } { { "sv_files/start_screen/start_screen.sv" "space_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501189643 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 spaceInvadersBitMap.sv(24) " "Verilog HDL Declaration warning at spaceInvadersBitMap.sv(24): vector has more than 2**16 bits" {  } { { "output_files/spaceInvadersBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/spaceInvadersBitMap.sv" 24 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639501189648 "|DE10_LITE_Golden_Top|start_screen:start_screen_inst|spaceInvadersBitMap:space_map_inst"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 spaceInvadersBitMap.sv(25) " "Verilog HDL Declaration warning at spaceInvadersBitMap.sv(25): vector has more than 2**16 bits" {  } { { "output_files/spaceInvadersBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/spaceInvadersBitMap.sv" 25 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639501189810 "|DE10_LITE_Golden_Top|start_screen:start_screen_inst|spaceInvadersBitMap:space_map_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639501196839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object start_screen:start_screen_inst\|square_object:credit_sq_inst " "Elaborating entity \"square_object\" for hierarchy \"start_screen:start_screen_inst\|square_object:credit_sq_inst\"" {  } { { "sv_files/start_screen/start_screen.sv" "credit_sq_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501196905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyCreditBitMap start_screen:start_screen_inst\|keyCreditBitMap:credit_map_inst " "Elaborating entity \"keyCreditBitMap\" for hierarchy \"start_screen:start_screen_inst\|keyCreditBitMap:credit_map_inst\"" {  } { { "sv_files/start_screen/start_screen.sv" "credit_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501196923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object start_screen:start_screen_inst\|square_object:names_sq_inst " "Elaborating entity \"square_object\" for hierarchy \"start_screen:start_screen_inst\|square_object:names_sq_inst\"" {  } { { "sv_files/start_screen/start_screen.sv" "names_sq_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501196967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "namesBitMap start_screen:start_screen_inst\|namesBitMap:names_map_inst " "Elaborating entity \"namesBitMap\" for hierarchy \"start_screen:start_screen_inst\|namesBitMap:names_map_inst\"" {  } { { "sv_files/start_screen/start_screen.sv" "names_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501196976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_screen_mux start_screen:start_screen_inst\|start_screen_mux:start_mux_inst " "Elaborating entity \"start_screen_mux\" for hierarchy \"start_screen:start_screen_inst\|start_screen_mux:start_mux_inst\"" {  } { { "sv_files/start_screen/start_screen.sv" "start_mux_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501196996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "end_screen end_screen:end_screen_inst " "Elaborating entity \"end_screen\" for hierarchy \"end_screen:end_screen_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "end_screen_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501197004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameOverBitMap end_screen:end_screen_inst\|gameOverBitMap:gameOver_map_inst " "Elaborating entity \"gameOverBitMap\" for hierarchy \"end_screen:end_screen_inst\|gameOverBitMap:gameOver_map_inst\"" {  } { { "sv_files/end_screen/end_screen.sv" "gameOver_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/end_screen/end_screen.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501197061 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 gameOverBitMap.sv(25) " "Verilog HDL Declaration warning at gameOverBitMap.sv(25): vector has more than 2**16 bits" {  } { { "sv_files/end_screen/gameOverBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/end_screen/gameOverBitMap.sv" 25 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639501197070 "|DE10_LITE_Golden_Top|end_screen:end_screen_inst|gameOverBitMap:gameOver_map_inst"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 gameOverBitMap.sv(26) " "Verilog HDL Declaration warning at gameOverBitMap.sv(26): vector has more than 2**16 bits" {  } { { "sv_files/end_screen/gameOverBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/end_screen/gameOverBitMap.sv" 26 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639501197424 "|DE10_LITE_Golden_Top|end_screen:end_screen_inst|gameOverBitMap:gameOver_map_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639501216029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "credit_block credit_block:credit_inst " "Elaborating entity \"credit_block\" for hierarchy \"credit_block:credit_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "credit_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501216145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object credit_block:credit_inst\|square_object:credit_sq " "Elaborating entity \"square_object\" for hierarchy \"credit_block:credit_inst\|square_object:credit_sq\"" {  } { { "sv_files/start_screen/credit_block.sv" "credit_sq" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/credit_block.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501216158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shmidth credit_block:credit_inst\|shmidth:smidth_inst " "Elaborating entity \"shmidth\" for hierarchy \"credit_block:credit_inst\|shmidth:smidth_inst\"" {  } { { "sv_files/start_screen/credit_block.sv" "smidth_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/credit_block.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501216169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "creditBitMap credit_block:credit_inst\|creditBitMap:credit_map_inst " "Elaborating entity \"creditBitMap\" for hierarchy \"credit_block:credit_inst\|creditBitMap:credit_map_inst\"" {  } { { "sv_files/start_screen/credit_block.sv" "credit_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/credit_block.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501216185 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639501216199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "high_score high_score:high_score_inst " "Elaborating entity \"high_score\" for hierarchy \"high_score:high_score_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "high_score_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501216209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "highScoreBitMap high_score:high_score_inst\|highScoreBitMap:highScore_map_inst " "Elaborating entity \"highScoreBitMap\" for hierarchy \"high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\"" {  } { { "sv_files/score/high_score.sv" "highScore_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/high_score.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501216217 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "number_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"number_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639501216229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "titles_block titles_block:titles_inst " "Elaborating entity \"titles_block\" for hierarchy \"titles_block:titles_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "titles_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501216237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object titles_block:titles_inst\|square_object:high_score_sq_inst " "Elaborating entity \"square_object\" for hierarchy \"titles_block:titles_inst\|square_object:high_score_sq_inst\"" {  } { { "sv_files/titles/titles_block.sv" "high_score_sq_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501216247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "highScoreTitleBitMap titles_block:titles_inst\|highScoreTitleBitMap:highScore_map_inst " "Elaborating entity \"highScoreTitleBitMap\" for hierarchy \"titles_block:titles_inst\|highScoreTitleBitMap:highScore_map_inst\"" {  } { { "sv_files/titles/titles_block.sv" "highScore_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501216257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object titles_block:titles_inst\|square_object:score_sq_inst " "Elaborating entity \"square_object\" for hierarchy \"titles_block:titles_inst\|square_object:score_sq_inst\"" {  } { { "sv_files/titles/titles_block.sv" "score_sq_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501216275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreTitleBitMap titles_block:titles_inst\|scoreTitleBitMap:scorecore_map_inst " "Elaborating entity \"scoreTitleBitMap\" for hierarchy \"titles_block:titles_inst\|scoreTitleBitMap:scorecore_map_inst\"" {  } { { "sv_files/titles/titles_block.sv" "scorecore_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501216284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "creditsTitleBitMap titles_block:titles_inst\|creditsTitleBitMap:credit_map_inst " "Elaborating entity \"creditsTitleBitMap\" for hierarchy \"titles_block:titles_inst\|creditsTitleBitMap:credit_map_inst\"" {  } { { "sv_files/titles/titles_block.sv" "credit_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501216299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "livesTitleBitMap titles_block:titles_inst\|livesTitleBitMap:lives_map_inst " "Elaborating entity \"livesTitleBitMap\" for hierarchy \"titles_block:titles_inst\|livesTitleBitMap:lives_map_inst\"" {  } { { "sv_files/titles/titles_block.sv" "lives_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501216312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "titles_mux titles_block:titles_inst\|titles_mux:title_mux_inst " "Elaborating entity \"titles_mux\" for hierarchy \"titles_block:titles_inst\|titles_mux:title_mux_inst\"" {  } { { "sv_files/titles/titles_block.sv" "title_mux_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501216324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bonus_ship bonus_ship:bonus_ship_inst " "Elaborating entity \"bonus_ship\" for hierarchy \"bonus_ship:bonus_ship_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "bonus_ship_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501216331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random bonus_ship:bonus_ship_inst\|random:rnd_inst " "Elaborating entity \"random\" for hierarchy \"bonus_ship:bonus_ship_inst\|random:rnd_inst\"" {  } { { "sv_files/bonus_ship/bonus_ship.sv" "rnd_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonus_ship.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501216340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bonusShip_moveCollision bonus_ship:bonus_ship_inst\|bonusShip_moveCollision:bonus_mov_inst " "Elaborating entity \"bonusShip_moveCollision\" for hierarchy \"bonus_ship:bonus_ship_inst\|bonusShip_moveCollision:bonus_mov_inst\"" {  } { { "sv_files/bonus_ship/bonus_ship.sv" "bonus_mov_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonus_ship.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501216347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object bonus_ship:bonus_ship_inst\|square_object:bonus_ship_sq " "Elaborating entity \"square_object\" for hierarchy \"bonus_ship:bonus_ship_inst\|square_object:bonus_ship_sq\"" {  } { { "sv_files/bonus_ship/bonus_ship.sv" "bonus_ship_sq" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonus_ship.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501216367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bonusShipBitMap bonus_ship:bonus_ship_inst\|bonusShipBitMap:bonus_ship_map_inst " "Elaborating entity \"bonusShipBitMap\" for hierarchy \"bonus_ship:bonus_ship_inst\|bonusShipBitMap:bonus_ship_map_inst\"" {  } { { "sv_files/bonus_ship/bonus_ship.sv" "bonus_ship_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonus_ship.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501216377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shield_block shield_block:shield_block_inst " "Elaborating entity \"shield_block\" for hierarchy \"shield_block:shield_block_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "shield_block_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501216391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object shield_block:shield_block_inst\|square_object:shield_life_sq " "Elaborating entity \"square_object\" for hierarchy \"shield_block:shield_block_inst\|square_object:shield_life_sq\"" {  } { { "sv_files/shield/shield_block.sv" "shield_life_sq" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/shield/shield_block.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501216399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shieldBitMap shield_block:shield_block_inst\|shieldBitMap:shield_map_inst " "Elaborating entity \"shieldBitMap\" for hierarchy \"shield_block:shield_block_inst\|shieldBitMap:shield_map_inst\"" {  } { { "sv_files/shield/shield_block.sv" "shield_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/shield/shield_block.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501216409 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shields " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shields\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639501217049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "volume_display volume_display:vol_dis_inst " "Elaborating entity \"volume_display\" for hierarchy \"volume_display:vol_dis_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "vol_dis_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501217303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "volumeTitleBitMap volume_display:vol_dis_inst\|volumeTitleBitMap:volBitMap_inst " "Elaborating entity \"volumeTitleBitMap\" for hierarchy \"volume_display:vol_dis_inst\|volumeTitleBitMap:volBitMap_inst\"" {  } { { "sv_files/audio/volume_display.sv" "volBitMap_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/volume_display.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501217317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "volumeOnOffBitMap volume_display:vol_dis_inst\|volumeOnOffBitMap:onOffBitMap_inst " "Elaborating entity \"volumeOnOffBitMap\" for hierarchy \"volume_display:vol_dis_inst\|volumeOnOffBitMap:onOffBitMap_inst\"" {  } { { "sv_files/audio/volume_display.sv" "onOffBitMap_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/volume_display.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501217333 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639501217339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_ground_draw back_ground_draw:back_inst " "Elaborating entity \"back_ground_draw\" for hierarchy \"back_ground_draw:back_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "back_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501217348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gp14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gp14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gp14 " "Found entity 1: altsyncram_gp14" {  } { { "db/altsyncram_gp14.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/altsyncram_gp14.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501219825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501219825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/decode_97a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501219873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501219873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_a3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_a3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_a3b " "Found entity 1: mux_a3b" {  } { { "db/mux_a3b.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/mux_a3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501219914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501219914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n7c " "Found entity 1: mux_n7c" {  } { { "db/mux_n7c.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/mux_n7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501220153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501220153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501220228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501220228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_irh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_irh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_irh " "Found entity 1: cntr_irh" {  } { { "db/cntr_irh.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/cntr_irh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501220327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501220327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501220369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501220369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1mi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1mi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1mi " "Found entity 1: cntr_1mi" {  } { { "db/cntr_1mi.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/cntr_1mi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501220451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501220451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nrh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nrh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nrh " "Found entity 1: cntr_nrh" {  } { { "db/cntr_nrh.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/cntr_nrh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501220581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501220581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501220685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501220685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501220728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501220728 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501221094 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1639501221188 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.12.14.19:00:23 Progress: Loading sld0478a87f/alt_sld_fab_wrapper_hw.tcl " "2021.12.14.19:00:23 Progress: Loading sld0478a87f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501223965 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501225984 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501226072 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501228849 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501228927 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501229005 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501229099 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501229108 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501229110 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1639501229784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0478a87f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0478a87f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0478a87f/alt_sld_fab.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/sld0478a87f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501229957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501229957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501230016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501230016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501230018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501230018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501230065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501230065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501230129 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501230129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501230129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501230181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501230181 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_block:score_inst\|scoreBitMap:score_map_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_block:score_inst\|scoreBitMap:score_map_inst\|Div0\"" {  } { { "output_files/scoreBitMap.sv" "Div0" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 240 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501404255 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_block:score_inst\|scoreBitMap:score_map_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_block:score_inst\|scoreBitMap:score_map_inst\|Mod1\"" {  } { { "output_files/scoreBitMap.sv" "Mod1" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 240 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501404255 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_block:score_inst\|scoreBitMap:score_map_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_block:score_inst\|scoreBitMap:score_map_inst\|Div1\"" {  } { { "output_files/scoreBitMap.sv" "Div1" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 241 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501404255 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_block:score_inst\|scoreBitMap:score_map_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_block:score_inst\|scoreBitMap:score_map_inst\|Mod2\"" {  } { { "output_files/scoreBitMap.sv" "Mod2" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 241 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501404255 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_block:score_inst\|scoreBitMap:score_map_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_block:score_inst\|scoreBitMap:score_map_inst\|Div2\"" {  } { { "output_files/scoreBitMap.sv" "Div2" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501404255 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_block:score_inst\|scoreBitMap:score_map_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_block:score_inst\|scoreBitMap:score_map_inst\|Mod3\"" {  } { { "output_files/scoreBitMap.sv" "Mod3" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501404255 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_block:score_inst\|scoreBitMap:score_map_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_block:score_inst\|scoreBitMap:score_map_inst\|Mod0\"" {  } { { "output_files/scoreBitMap.sv" "Mod0" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 239 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501404255 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Div0\"" {  } { { "sv_files/score/highScoreBitMap.sv" "Div0" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/highScoreBitMap.sv" 241 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501404255 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Mod1\"" {  } { { "sv_files/score/highScoreBitMap.sv" "Mod1" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/highScoreBitMap.sv" 241 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501404255 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Div1\"" {  } { { "sv_files/score/highScoreBitMap.sv" "Div1" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/highScoreBitMap.sv" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501404255 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Mod2\"" {  } { { "sv_files/score/highScoreBitMap.sv" "Mod2" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/highScoreBitMap.sv" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501404255 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Div2\"" {  } { { "sv_files/score/highScoreBitMap.sv" "Div2" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/highScoreBitMap.sv" 243 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501404255 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Mod3\"" {  } { { "sv_files/score/highScoreBitMap.sv" "Mod3" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/highScoreBitMap.sv" 243 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501404255 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Mod0\"" {  } { { "sv_files/score/highScoreBitMap.sv" "Mod0" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/highScoreBitMap.sv" 240 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501404255 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1639501404255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div0\"" {  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 240 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501404311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div0 " "Instantiated megafunction \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501404311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501404311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501404311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501404311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501404311 ""}  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 240 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639501404311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/lpm_divide_fbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501404343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501404343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501404362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501404362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/alt_u_div_she.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501404436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501404436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501404516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501404516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501404557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501404557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/lpm_abs_o99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501404575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501404575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/lpm_abs_8b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501404594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501404594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Mod1\"" {  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 240 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501404615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Mod1 " "Instantiated megafunction \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501404615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501404615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501404615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501404615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501404615 ""}  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 240 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639501404615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i3o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i3o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i3o " "Found entity 1: lpm_divide_i3o" {  } { { "db/lpm_divide_i3o.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/lpm_divide_i3o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501404649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501404649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div1\"" {  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 241 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501404673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div1 " "Instantiated megafunction \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501404673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501404673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501404673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501404673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501404673 ""}  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 241 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639501404673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibo " "Found entity 1: lpm_divide_ibo" {  } { { "db/lpm_divide_ibo.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/lpm_divide_ibo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501404707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501404707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501404726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501404726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2ie " "Found entity 1: alt_u_div_2ie" {  } { { "db/alt_u_div_2ie.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/alt_u_div_2ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501404767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501404767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_r99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_r99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_r99 " "Found entity 1: lpm_abs_r99" {  } { { "db/lpm_abs_r99.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/lpm_abs_r99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501404832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501404832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div2\"" {  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 242 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501404889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div2 " "Instantiated megafunction \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501404889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501404889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501404889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501404889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501404889 ""}  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 242 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639501404889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sco.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sco.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sco " "Found entity 1: lpm_divide_sco" {  } { { "db/lpm_divide_sco.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/lpm_divide_sco.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501404922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501404922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/abs_divider_1dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501404940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501404940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mke " "Found entity 1: alt_u_div_mke" {  } { { "db/alt_u_div_mke.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/alt_u_div_mke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501404986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501404986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5b9 " "Found entity 1: lpm_abs_5b9" {  } { { "db/lpm_abs_5b9.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/lpm_abs_5b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639501405059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501405059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Mod0\"" {  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 239 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501405095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501405095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501405095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501405095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501405095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639501405095 ""}  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 239 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639501405095 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1639501409714 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "416 " "Ignored 416 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "416 " "Ignored 416 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1639501409934 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1639501409934 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO\[9\]\" and its non-tri-state driver." {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO\[31\]\" and its non-tri-state driver." {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO\[35\]\" and its non-tri-state driver." {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1639501410090 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1639501410090 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639501410090 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1639501410090 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alien_matrixBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrixBitMap.sv" 57 -1 0 } } { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 81 -1 0 } } { "sv_files/shield/shieldBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/shield/shieldBitMap.sv" 77 -1 0 } } { "sv_files/shield/shieldBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/shield/shieldBitMap.sv" 30 -1 0 } } { "playerLifeBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/playerLifeBitMap.sv" 85 -1 0 } } { "game_controller.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/game_controller.sv" 131 -1 0 } } { "output_files/random.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/random.sv" 31 -1 0 } } { "credit_shmidth.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/credit_shmidth.sv" 14 -1 0 } } { "sv_files/audio/I2S_Transmitter.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S_Transmitter.sv" 50 -1 0 } } { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 90 -1 0 } } { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 64 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1639501410433 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1639501410433 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[9\]~synth " "Node \"GPIO\[9\]~synth\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501449532 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[31\]~synth " "Node \"GPIO\[31\]~synth\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501449532 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[35\]~synth " "Node \"GPIO\[35\]~synth\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501449532 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1639501449532 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501450603 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[3\] GPIO\[11\] " "Output pin \"LEDR\[3\]\" driven by bidirectional pin \"GPIO\[11\]\" cannot be tri-stated" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 87 -1 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1639501457764 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[0\] GPIO\[15\] " "Output pin \"LEDR\[0\]\" driven by bidirectional pin \"GPIO\[15\]\" cannot be tri-stated" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 87 -1 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1639501457764 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[1\] GPIO\[29\] " "Output pin \"LEDR\[1\]\" driven by bidirectional pin \"GPIO\[29\]\" cannot be tri-stated" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 87 -1 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1639501457764 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[2\] GPIO\[33\] " "Output pin \"LEDR\[2\]\" driven by bidirectional pin \"GPIO\[33\]\" cannot be tri-stated" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 87 -1 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1639501457764 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "159 " "159 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639501950756 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/space_invaders_lite.map.smsg " "Generated suppressed messages file C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/space_invaders_lite.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501951626 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 67 69 0 0 2 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 67 of its 69 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1639501953102 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639501953439 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639501953439 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501955002 "|DE10_LITE_Golden_Top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501955002 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501955002 "|DE10_LITE_Golden_Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501955002 "|DE10_LITE_Golden_Top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501955002 "|DE10_LITE_Golden_Top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501955002 "|DE10_LITE_Golden_Top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501955002 "|DE10_LITE_Golden_Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501955002 "|DE10_LITE_Golden_Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501955002 "|DE10_LITE_Golden_Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501955002 "|DE10_LITE_Golden_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501955002 "|DE10_LITE_Golden_Top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501955002 "|DE10_LITE_Golden_Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639501955002 "|DE10_LITE_Golden_Top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1639501955002 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46472 " "Implemented 46472 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639501955004 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639501955004 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "53 " "Implemented 53 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1639501955004 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46341 " "Implemented 46341 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639501955004 ""} { "Info" "ICUT_CUT_TM_RAMS" "36 " "Implemented 36 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1639501955004 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1639501955004 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1639501955004 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639501955004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5256 " "Peak virtual memory: 5256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639501955085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 14 19:12:35 2021 " "Processing ended: Tue Dec 14 19:12:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639501955085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:13:46 " "Elapsed time: 00:13:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639501955085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:14:11 " "Total CPU time (on all processors): 00:14:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639501955085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639501955085 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1639501956469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639501956475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 14 19:12:36 2021 " "Processing started: Tue Dec 14 19:12:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639501956475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1639501956475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off space_invaders_lite -c space_invaders_lite " "Command: quartus_fit --read_settings_files=off --write_settings_files=off space_invaders_lite -c space_invaders_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1639501956475 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1639501956605 ""}
{ "Info" "0" "" "Project  = space_invaders_lite" {  } {  } 0 0 "Project  = space_invaders_lite" 0 0 "Fitter" 0 0 1639501956605 ""}
{ "Info" "0" "" "Revision = space_invaders_lite" {  } {  } 0 0 "Revision = space_invaders_lite" 0 0 "Fitter" 0 0 1639501956605 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1639501957000 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "space_invaders_lite 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"space_invaders_lite\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639501957203 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639501957234 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639501957234 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_pll:u1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"vga_pll:u1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_pll:u1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_pll:u1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_pll_altpll.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/vga_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 4532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1639501957282 ""}  } { { "db/vga_pll_altpll.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/vga_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 4532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1639501957282 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639501957622 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1639501957634 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1639501958047 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 62215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639501958137 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 62217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639501958137 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 62219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639501958137 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 62221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639501958137 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1639501958137 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639501958138 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639501958138 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639501958138 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639501958138 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639501958152 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1639501960717 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639501965488 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639501965488 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1639501965488 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1639501965488 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE10_LITE_Golden_Top.SDC " "Synopsys Design Constraints File file not found: 'DE10_LITE_Golden_Top.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1639501965572 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[5\] MAX10_CLK1_50 " "Register audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[5\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639501965646 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1639501965646 "|DE10_LITE_Golden_Top|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio:audio_inst\|I2S:I2S_inst\|clock_divide_N:clock_divide_19\|tff1_out " "Node: audio:audio_inst\|I2S:I2S_inst\|clock_divide_N:clock_divide_19\|tff1_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|Ready_d audio:audio_inst\|I2S:I2S_inst\|clock_divide_N:clock_divide_19\|tff1_out " "Register audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|Ready_d is being clocked by audio:audio_inst\|I2S:I2S_inst\|clock_divide_N:clock_divide_19\|tff1_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639501965646 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1639501965646 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|clock_divide_N:clock_divide_19|tff1_out"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639501965647 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1639501965647 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639501965769 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1639501965769 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1639501965769 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1639501965769 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1639501965769 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1639501965770 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639501965770 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639501965770 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639501965770 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1639501965770 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639501968757 ""}  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 62202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639501968757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_pll:u1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node vga_pll:u1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639501968757 ""}  } { { "db/vga_pll_altpll.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/vga_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 4532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639501968757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639501968757 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 59080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639501968757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio:audio_inst\|I2S:I2S_inst\|clock_divide_N:clock_divide_19\|clk_out  " "Automatically promoted node audio:audio_inst\|I2S:I2S_inst\|clock_divide_N:clock_divide_19\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639501968757 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|SCLK " "Destination node audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|SCLK" {  } { { "sv_files/audio/I2S_Transmitter.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S_Transmitter.sv" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 4372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639501968757 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1639501968757 ""}  } { { "sv_files/audio/clock_divide_N.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/clock_divide_N.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 4390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639501968757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "player_life_block:life_inst\|playerLifeBitMap:life_map_inst\|always0~4  " "Automatically promoted node player_life_block:life_inst\|playerLifeBitMap:life_map_inst\|always0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639501968758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alien_matrix_block:alien_block_inst\|alien_matrixBitMap:alien_bit_inst\|HitEdgeCode\[3\] " "Destination node alien_matrix_block:alien_block_inst\|alien_matrixBitMap:alien_bit_inst\|HitEdgeCode\[3\]" {  } { { "alien_matrixBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrixBitMap.sv" 238 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 3717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639501968758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alien_matrix_block:alien_block_inst\|alien_matrixBitMap:alien_bit_inst\|HitEdgeCode\[1\] " "Destination node alien_matrix_block:alien_block_inst\|alien_matrixBitMap:alien_bit_inst\|HitEdgeCode\[1\]" {  } { { "alien_matrixBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrixBitMap.sv" 238 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 3718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639501968758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_inst\|player_moveCollision:player_mov_inst\|leftFlag\[0\] " "Destination node player:player_inst\|player_moveCollision:player_mov_inst\|leftFlag\[0\]" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 3654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639501968758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_inst\|player_moveCollision:player_mov_inst\|rightFlag\[0\] " "Destination node player:player_inst\|player_moveCollision:player_mov_inst\|rightFlag\[0\]" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 3673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639501968758 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1639501968758 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 54166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639501968758 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639501968758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 60835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639501968758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 60863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639501968758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 59672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639501968758 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1639501968758 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 60236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639501968758 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio:audio_inst\|WideNor0~2  " "Automatically promoted node audio:audio_inst\|WideNor0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639501968758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|BitCounter\[4\] " "Destination node audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|BitCounter\[4\]" {  } { { "sv_files/audio/I2S_Transmitter.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S_Transmitter.sv" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 4340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639501968758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|BitCounter\[5\] " "Destination node audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|BitCounter\[5\]" {  } { { "sv_files/audio/I2S_Transmitter.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S_Transmitter.sv" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 4339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639501968758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|BitCounter\[6\] " "Destination node audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|BitCounter\[6\]" {  } { { "sv_files/audio/I2S_Transmitter.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S_Transmitter.sv" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 4338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639501968758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|BitCounter\[7\] " "Destination node audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|BitCounter\[7\]" {  } { { "sv_files/audio/I2S_Transmitter.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S_Transmitter.sv" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 4337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639501968758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|BitCounter\[8\] " "Destination node audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|BitCounter\[8\]" {  } { { "sv_files/audio/I2S_Transmitter.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S_Transmitter.sv" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 4336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639501968758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|BitCounter\[9\] " "Destination node audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|BitCounter\[9\]" {  } { { "sv_files/audio/I2S_Transmitter.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S_Transmitter.sv" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 4335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639501968758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|BitCounter\[10\] " "Destination node audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|BitCounter\[10\]" {  } { { "sv_files/audio/I2S_Transmitter.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S_Transmitter.sv" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 4334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639501968758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|BitCounter\[11\] " "Destination node audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|BitCounter\[11\]" {  } { { "sv_files/audio/I2S_Transmitter.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S_Transmitter.sv" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 4333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639501968758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|BitCounter\[12\] " "Destination node audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|BitCounter\[12\]" {  } { { "sv_files/audio/I2S_Transmitter.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S_Transmitter.sv" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 4332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639501968758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|BitCounter\[13\] " "Destination node audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|BitCounter\[13\]" {  } { { "sv_files/audio/I2S_Transmitter.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S_Transmitter.sv" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 4331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639501968758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1639501968758 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1639501968758 ""}  } { { "sv_files/audio/audio.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/audio.sv" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 16013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639501968758 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1639501971592 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639501971602 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639501971604 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639501971625 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639501971643 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1639501971662 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1639501971662 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1639501971671 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1639501972353 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1639501972364 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1639501972364 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639501975199 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1639501975199 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639501975203 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1639501975250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1639501978367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639501988848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1639501989642 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1639502000132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639502000132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1639502004948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "18 " "Router estimated average interconnect usage is 18% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "49 X11_Y11 X21_Y21 " "Router estimated peak interconnect usage is 49% of the available device resources in the region that extends from location X11_Y11 to location X21_Y21" {  } { { "loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 1 { 0 "Router estimated peak interconnect usage is 49% of the available device resources in the region that extends from location X11_Y11 to location X21_Y21"} { { 12 { 0 ""} 11 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1639502025316 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1639502025316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1639502028425 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1639502028425 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1639502028425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639502028430 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.98 " "Total time spent on timing analysis during the Fitter is 3.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1639502029332 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639502029474 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1639502029474 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639502037789 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639502037802 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1639502037802 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639502046099 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:21 " "Fitter post-fit operations ending: elapsed time is 00:00:21" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639502050356 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1639502053677 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "68 MAX 10 " "68 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3-V LVTTL F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639502053852 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1639502053852 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "53 " "Following 53 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently enabled " "Pin GPIO\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently enabled " "Pin GPIO\[31\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently enabled " "Pin GPIO\[35\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639502053857 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1639502053857 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/space_invaders_lite.fit.smsg " "Generated suppressed messages file C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/space_invaders_lite.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1639502055438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 113 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6465 " "Peak virtual memory: 6465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639502060289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 14 19:14:20 2021 " "Processing ended: Tue Dec 14 19:14:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639502060289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639502060289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:48 " "Total CPU time (on all processors): 00:03:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639502060289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639502060289 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1639502061385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639502061391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 14 19:14:21 2021 " "Processing started: Tue Dec 14 19:14:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639502061391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1639502061391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off space_invaders_lite -c space_invaders_lite " "Command: quartus_asm --read_settings_files=off --write_settings_files=off space_invaders_lite -c space_invaders_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1639502061391 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1639502064847 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1639502064976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639502065925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 14 19:14:25 2021 " "Processing ended: Tue Dec 14 19:14:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639502065925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639502065925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639502065925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1639502065925 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1639502066616 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1639502067214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639502067220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 14 19:14:26 2021 " "Processing started: Tue Dec 14 19:14:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639502067220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502067220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta space_invaders_lite -c space_invaders_lite " "Command: quartus_sta space_invaders_lite -c space_invaders_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502067220 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1639502067349 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502068042 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502068074 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502068074 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639502069709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639502069709 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1639502069709 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502069709 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE10_LITE_Golden_Top.SDC " "Synopsys Design Constraints File file not found: 'DE10_LITE_Golden_Top.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502069789 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[5\] MAX10_CLK1_50 " "Register audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[5\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639502069865 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502069865 "|DE10_LITE_Golden_Top|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio:audio_inst\|I2S:I2S_inst\|clock_divide_N:clock_divide_19\|tff1_out " "Node: audio:audio_inst\|I2S:I2S_inst\|clock_divide_N:clock_divide_19\|tff1_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|Ready_d audio:audio_inst\|I2S:I2S_inst\|clock_divide_N:clock_divide_19\|tff1_out " "Register audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|Ready_d is being clocked by audio:audio_inst\|I2S:I2S_inst\|clock_divide_N:clock_divide_19\|tff1_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639502069866 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502069866 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|clock_divide_N:clock_divide_19|tff1_out"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639502069867 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502069867 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639502069938 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502069938 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1639502069938 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1639502069938 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502069938 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1639502069939 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1639502069958 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1639502069971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.224 " "Worst-case setup slack is 45.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502069979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502069979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.224               0.000 altera_reserved_tck  " "   45.224               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502069979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502069979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.267 " "Worst-case hold slack is 0.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502070030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502070030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 altera_reserved_tck  " "    0.267               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502070030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502070030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.609 " "Worst-case recovery slack is 95.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502070035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502070035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.609               0.000 altera_reserved_tck  " "   95.609               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502070035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502070035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.860 " "Worst-case removal slack is 0.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502070077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502070077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.860               0.000 altera_reserved_tck  " "    0.860               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502070077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502070077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.477 " "Worst-case minimum pulse width slack is 49.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502070080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502070080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.477               0.000 altera_reserved_tck  " "   49.477               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502070080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502070080 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639502070113 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639502070113 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639502070113 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639502070113 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.706 ns " "Worst Case Available Settling Time: 342.706 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639502070113 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639502070113 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502070113 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1639502070117 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502070215 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502070215 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502078648 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[5\] MAX10_CLK1_50 " "Register audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[5\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639502079911 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502079911 "|DE10_LITE_Golden_Top|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio:audio_inst\|I2S:I2S_inst\|clock_divide_N:clock_divide_19\|tff1_out " "Node: audio:audio_inst\|I2S:I2S_inst\|clock_divide_N:clock_divide_19\|tff1_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|Ready_d audio:audio_inst\|I2S:I2S_inst\|clock_divide_N:clock_divide_19\|tff1_out " "Register audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|Ready_d is being clocked by audio:audio_inst\|I2S:I2S_inst\|clock_divide_N:clock_divide_19\|tff1_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639502079911 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502079911 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|clock_divide_N:clock_divide_19|tff1_out"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639502079912 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502079912 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639502079917 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502079917 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1639502079917 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1639502079917 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502079917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.683 " "Worst-case setup slack is 45.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502079940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502079940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.683               0.000 altera_reserved_tck  " "   45.683               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502079940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502079940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.256 " "Worst-case hold slack is 0.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502079948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502079948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 altera_reserved_tck  " "    0.256               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502079948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502079948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.027 " "Worst-case recovery slack is 96.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502079953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502079953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.027               0.000 altera_reserved_tck  " "   96.027               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502079953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502079953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.790 " "Worst-case removal slack is 0.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502079958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502079958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790               0.000 altera_reserved_tck  " "    0.790               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502079958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502079958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.498 " "Worst-case minimum pulse width slack is 49.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502080052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502080052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.498               0.000 altera_reserved_tck  " "   49.498               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502080052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502080052 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639502080084 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639502080084 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639502080084 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639502080084 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.371 ns " "Worst Case Available Settling Time: 343.371 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639502080084 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639502080084 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502080084 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1639502080089 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[5\] MAX10_CLK1_50 " "Register audio:audio_inst\|I2S:I2S_inst\|semi_ROM:semi_ROM_inst\|ROM_mux:aud_mux_inst\|my_ROM:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[5\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639502080890 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502080890 "|DE10_LITE_Golden_Top|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio:audio_inst\|I2S:I2S_inst\|clock_divide_N:clock_divide_19\|tff1_out " "Node: audio:audio_inst\|I2S:I2S_inst\|clock_divide_N:clock_divide_19\|tff1_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|Ready_d audio:audio_inst\|I2S:I2S_inst\|clock_divide_N:clock_divide_19\|tff1_out " "Register audio:audio_inst\|I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\|Ready_d is being clocked by audio:audio_inst\|I2S:I2S_inst\|clock_divide_N:clock_divide_19\|tff1_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639502080890 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502080890 "|DE10_LITE_Golden_Top|audio:audio_inst|I2S:I2S_inst|clock_divide_N:clock_divide_19|tff1_out"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639502080891 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502080891 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639502080896 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502080896 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1639502080897 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1639502080897 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502080897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.880 " "Worst-case setup slack is 47.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502080907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502080907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.880               0.000 altera_reserved_tck  " "   47.880               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502080907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502080907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.117 " "Worst-case hold slack is 0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502080914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502080914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 altera_reserved_tck  " "    0.117               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502080914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502080914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.668 " "Worst-case recovery slack is 97.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502080919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502080919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.668               0.000 altera_reserved_tck  " "   97.668               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502080919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502080919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.410 " "Worst-case removal slack is 0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502080924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502080924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 altera_reserved_tck  " "    0.410               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502080924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502080924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.387 " "Worst-case minimum pulse width slack is 49.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502080927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502080927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.387               0.000 altera_reserved_tck  " "   49.387               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639502080927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502080927 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639502080958 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639502080958 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639502080958 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639502080958 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.790 ns " "Worst Case Available Settling Time: 346.790 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639502080958 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639502080958 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502080958 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502081770 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502081776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 23 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5189 " "Peak virtual memory: 5189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639502082017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 14 19:14:42 2021 " "Processing ended: Tue Dec 14 19:14:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639502082017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639502082017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639502082017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502082017 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 243 s " "Quartus Prime Full Compilation was successful. 0 errors, 243 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1639502082751 ""}
