<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file liron_fpgatop.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     TQFP100
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.9.0.99.2</big></U></B>
Thu Feb 22 10:56:44 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o liron_fpgatop.twr -gui -msgset C:/Users/chamberlin/Documents/Liron/lattice/promote.xml liron_fpgatop.ncd liron_fpgatop.prf 
Design file:     liron_fpgatop.ncd
Preference file: liron_fpgatop.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "fclk_c" 149.993000 MHz (124 errors)</FONT></A></LI>
</FONT>            565 items scored, 124 timing errors detected.
Warning: 104.275MHz is the maximum frequency for this preference.

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "fclk_c" 149.993000 MHz ;
            565 items scored, 124 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myIwm/bitTimer__i2  (from fclk_c +)
   Destination:    FF         Data in        myIwm/shifter_i0_i2  (to fclk_c +)
                   FF                        myIwm/shifter_i0_i1

   Delay:               9.308ns  (26.1% logic, 73.9% route), 5 logic levels.

 Constraint Details:

      9.308ns physical path delay myIwm/SLICE_7 to myIwm/SLICE_19 exceeds
      6.667ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 6.385ns) by 2.923ns

 Physical Path Details:

      Data path myIwm/SLICE_7 to myIwm/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C15C.CLK to      R8C15C.Q0 myIwm/SLICE_7 (from fclk_c)
ROUTE         8     1.520      R8C15C.Q0 to      R9C14D.A0 myIwm/bitTimer_2
CTOF_DEL    ---     0.495      R9C14D.A0 to      R9C14D.F0 myIwm/SLICE_37
ROUTE         1     1.535      R9C14D.F0 to      R9C14D.B1 myIwm/n4
CTOF_DEL    ---     0.495      R9C14D.B1 to      R9C14D.F1 myIwm/SLICE_37
ROUTE         3     1.749      R9C14D.F1 to      R8C13C.B0 myIwm/n87
CTOF_DEL    ---     0.495      R8C13C.B0 to      R8C13C.F0 myIwm/SLICE_41
ROUTE         1     0.967      R8C13C.F0 to      R8C13B.A1 myIwm/n9
CTOF_DEL    ---     0.495      R8C13B.A1 to      R8C13B.F1 myIwm/SLICE_36
ROUTE         5     1.105      R8C13B.F1 to     R10C13A.CE myIwm/fclk_c_enable_14 (to fclk_c)
                  --------
                    9.308   (26.1% logic, 73.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path fclk to myIwm/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     2.264       63.PADDI to     R8C15C.CLK fclk_c
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fclk to myIwm/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     2.264       63.PADDI to    R10C13A.CLK fclk_c
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myIwm/bitTimer__i2  (from fclk_c +)
   Destination:    FF         Data in        myIwm/shifter_i0_i6  (to fclk_c +)
                   FF                        myIwm/shifter_i0_i5

   Delay:               9.308ns  (26.1% logic, 73.9% route), 5 logic levels.

 Constraint Details:

      9.308ns physical path delay myIwm/SLICE_7 to myIwm/SLICE_21 exceeds
      6.667ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 6.385ns) by 2.923ns

 Physical Path Details:

      Data path myIwm/SLICE_7 to myIwm/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C15C.CLK to      R8C15C.Q0 myIwm/SLICE_7 (from fclk_c)
ROUTE         8     1.520      R8C15C.Q0 to      R9C14D.A0 myIwm/bitTimer_2
CTOF_DEL    ---     0.495      R9C14D.A0 to      R9C14D.F0 myIwm/SLICE_37
ROUTE         1     1.535      R9C14D.F0 to      R9C14D.B1 myIwm/n4
CTOF_DEL    ---     0.495      R9C14D.B1 to      R9C14D.F1 myIwm/SLICE_37
ROUTE         3     1.749      R9C14D.F1 to      R8C13C.B0 myIwm/n87
CTOF_DEL    ---     0.495      R8C13C.B0 to      R8C13C.F0 myIwm/SLICE_41
ROUTE         1     0.967      R8C13C.F0 to      R8C13B.A1 myIwm/n9
CTOF_DEL    ---     0.495      R8C13B.A1 to      R8C13B.F1 myIwm/SLICE_36
ROUTE         5     1.105      R8C13B.F1 to     R10C13D.CE myIwm/fclk_c_enable_14 (to fclk_c)
                  --------
                    9.308   (26.1% logic, 73.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path fclk to myIwm/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     2.264       63.PADDI to     R8C15C.CLK fclk_c
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fclk to myIwm/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     2.264       63.PADDI to    R10C13D.CLK fclk_c
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myIwm/bitTimer__i2  (from fclk_c +)
   Destination:    FF         Data in        myIwm/shifter_i0_i4  (to fclk_c +)
                   FF                        myIwm/shifter_i0_i3

   Delay:               9.308ns  (26.1% logic, 73.9% route), 5 logic levels.

 Constraint Details:

      9.308ns physical path delay myIwm/SLICE_7 to myIwm/SLICE_20 exceeds
      6.667ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 6.385ns) by 2.923ns

 Physical Path Details:

      Data path myIwm/SLICE_7 to myIwm/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C15C.CLK to      R8C15C.Q0 myIwm/SLICE_7 (from fclk_c)
ROUTE         8     1.520      R8C15C.Q0 to      R9C14D.A0 myIwm/bitTimer_2
CTOF_DEL    ---     0.495      R9C14D.A0 to      R9C14D.F0 myIwm/SLICE_37
ROUTE         1     1.535      R9C14D.F0 to      R9C14D.B1 myIwm/n4
CTOF_DEL    ---     0.495      R9C14D.B1 to      R9C14D.F1 myIwm/SLICE_37
ROUTE         3     1.749      R9C14D.F1 to      R8C13C.B0 myIwm/n87
CTOF_DEL    ---     0.495      R8C13C.B0 to      R8C13C.F0 myIwm/SLICE_41
ROUTE         1     0.967      R8C13C.F0 to      R8C13B.A1 myIwm/n9
CTOF_DEL    ---     0.495      R8C13B.A1 to      R8C13B.F1 myIwm/SLICE_36
ROUTE         5     1.105      R8C13B.F1 to     R10C13B.CE myIwm/fclk_c_enable_14 (to fclk_c)
                  --------
                    9.308   (26.1% logic, 73.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path fclk to myIwm/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     2.264       63.PADDI to     R8C15C.CLK fclk_c
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fclk to myIwm/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     2.264       63.PADDI to    R10C13B.CLK fclk_c
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.909ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myIwm/bitTimer__i2  (from fclk_c +)
   Destination:    FF         Data in        myIwm/shifter_i0_i0  (to fclk_c +)

   Delay:               9.294ns  (26.2% logic, 73.8% route), 5 logic levels.

 Constraint Details:

      9.294ns physical path delay myIwm/SLICE_7 to myIwm/SLICE_18 exceeds
      6.667ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 6.385ns) by 2.909ns

 Physical Path Details:

      Data path myIwm/SLICE_7 to myIwm/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C15C.CLK to      R8C15C.Q0 myIwm/SLICE_7 (from fclk_c)
ROUTE         8     1.520      R8C15C.Q0 to      R9C14D.A0 myIwm/bitTimer_2
CTOF_DEL    ---     0.495      R9C14D.A0 to      R9C14D.F0 myIwm/SLICE_37
ROUTE         1     1.535      R9C14D.F0 to      R9C14D.B1 myIwm/n4
CTOF_DEL    ---     0.495      R9C14D.B1 to      R9C14D.F1 myIwm/SLICE_37
ROUTE         3     1.749      R9C14D.F1 to      R8C13C.B0 myIwm/n87
CTOF_DEL    ---     0.495      R8C13C.B0 to      R8C13C.F0 myIwm/SLICE_41
ROUTE         1     0.967      R8C13C.F0 to      R8C13B.A1 myIwm/n9
CTOF_DEL    ---     0.495      R8C13B.A1 to      R8C13B.F1 myIwm/SLICE_36
ROUTE         5     1.091      R8C13B.F1 to      R9C13A.CE myIwm/fclk_c_enable_14 (to fclk_c)
                  --------
                    9.294   (26.2% logic, 73.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path fclk to myIwm/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     2.264       63.PADDI to     R8C15C.CLK fclk_c
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fclk to myIwm/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     2.264       63.PADDI to     R9C13A.CLK fclk_c
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.909ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myIwm/bitTimer__i2  (from fclk_c +)
   Destination:    FF         Data in        myIwm/shifter_i0_i7  (to fclk_c +)

   Delay:               9.294ns  (26.2% logic, 73.8% route), 5 logic levels.

 Constraint Details:

      9.294ns physical path delay myIwm/SLICE_7 to myIwm/SLICE_22 exceeds
      6.667ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 6.385ns) by 2.909ns

 Physical Path Details:

      Data path myIwm/SLICE_7 to myIwm/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C15C.CLK to      R8C15C.Q0 myIwm/SLICE_7 (from fclk_c)
ROUTE         8     1.520      R8C15C.Q0 to      R9C14D.A0 myIwm/bitTimer_2
CTOF_DEL    ---     0.495      R9C14D.A0 to      R9C14D.F0 myIwm/SLICE_37
ROUTE         1     1.535      R9C14D.F0 to      R9C14D.B1 myIwm/n4
CTOF_DEL    ---     0.495      R9C14D.B1 to      R9C14D.F1 myIwm/SLICE_37
ROUTE         3     1.749      R9C14D.F1 to      R8C13C.B0 myIwm/n87
CTOF_DEL    ---     0.495      R8C13C.B0 to      R8C13C.F0 myIwm/SLICE_41
ROUTE         1     0.967      R8C13C.F0 to      R8C13B.A1 myIwm/n9
CTOF_DEL    ---     0.495      R8C13B.A1 to      R8C13B.F1 myIwm/SLICE_36
ROUTE         5     1.091      R8C13B.F1 to      R9C13C.CE myIwm/fclk_c_enable_14 (to fclk_c)
                  --------
                    9.294   (26.2% logic, 73.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path fclk to myIwm/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     2.264       63.PADDI to     R8C15C.CLK fclk_c
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fclk to myIwm/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     2.264       63.PADDI to     R9C13C.CLK fclk_c
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myIwm/bitTimer__i2  (from fclk_c +)
   Destination:    FF         Data in        myIwm/shifter_i0_i4  (to fclk_c +)
                   FF                        myIwm/shifter_i0_i3

   Delay:               8.592ns  (28.3% logic, 71.7% route), 5 logic levels.

 Constraint Details:

      8.592ns physical path delay myIwm/SLICE_7 to myIwm/SLICE_20 exceeds
      6.667ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 6.385ns) by 2.207ns

 Physical Path Details:

      Data path myIwm/SLICE_7 to myIwm/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C15C.CLK to      R8C15C.Q0 myIwm/SLICE_7 (from fclk_c)
ROUTE         8     1.954      R8C15C.Q0 to      R9C14C.B1 myIwm/bitTimer_2
CTOF_DEL    ---     0.495      R9C14C.B1 to      R9C14C.F1 myIwm/SLICE_39
ROUTE         3     0.984      R9C14C.F1 to      R9C14A.A1 myIwm/n10
CTOF_DEL    ---     0.495      R9C14A.A1 to      R9C14A.F1 myIwm/SLICE_38
ROUTE         4     1.474      R9C14A.F1 to      R8C13B.B0 myIwm/n1862
CTOF_DEL    ---     0.495      R8C13B.B0 to      R8C13B.F0 myIwm/SLICE_36
ROUTE         8     0.643      R8C13B.F0 to      R8C13B.D1 myIwm/n163
CTOF_DEL    ---     0.495      R8C13B.D1 to      R8C13B.F1 myIwm/SLICE_36
ROUTE         5     1.105      R8C13B.F1 to     R10C13B.CE myIwm/fclk_c_enable_14 (to fclk_c)
                  --------
                    8.592   (28.3% logic, 71.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path fclk to myIwm/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     2.264       63.PADDI to     R8C15C.CLK fclk_c
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fclk to myIwm/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     2.264       63.PADDI to    R10C13B.CLK fclk_c
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myIwm/bitTimer__i2  (from fclk_c +)
   Destination:    FF         Data in        myIwm/shifter_i0_i6  (to fclk_c +)
                   FF                        myIwm/shifter_i0_i5

   Delay:               8.592ns  (28.3% logic, 71.7% route), 5 logic levels.

 Constraint Details:

      8.592ns physical path delay myIwm/SLICE_7 to myIwm/SLICE_21 exceeds
      6.667ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 6.385ns) by 2.207ns

 Physical Path Details:

      Data path myIwm/SLICE_7 to myIwm/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C15C.CLK to      R8C15C.Q0 myIwm/SLICE_7 (from fclk_c)
ROUTE         8     1.954      R8C15C.Q0 to      R9C14C.B1 myIwm/bitTimer_2
CTOF_DEL    ---     0.495      R9C14C.B1 to      R9C14C.F1 myIwm/SLICE_39
ROUTE         3     0.984      R9C14C.F1 to      R9C14A.A1 myIwm/n10
CTOF_DEL    ---     0.495      R9C14A.A1 to      R9C14A.F1 myIwm/SLICE_38
ROUTE         4     1.474      R9C14A.F1 to      R8C13B.B0 myIwm/n1862
CTOF_DEL    ---     0.495      R8C13B.B0 to      R8C13B.F0 myIwm/SLICE_36
ROUTE         8     0.643      R8C13B.F0 to      R8C13B.D1 myIwm/n163
CTOF_DEL    ---     0.495      R8C13B.D1 to      R8C13B.F1 myIwm/SLICE_36
ROUTE         5     1.105      R8C13B.F1 to     R10C13D.CE myIwm/fclk_c_enable_14 (to fclk_c)
                  --------
                    8.592   (28.3% logic, 71.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path fclk to myIwm/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     2.264       63.PADDI to     R8C15C.CLK fclk_c
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fclk to myIwm/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     2.264       63.PADDI to    R10C13D.CLK fclk_c
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myIwm/bitTimer__i2  (from fclk_c +)
   Destination:    FF         Data in        myIwm/shifter_i0_i2  (to fclk_c +)
                   FF                        myIwm/shifter_i0_i1

   Delay:               8.592ns  (28.3% logic, 71.7% route), 5 logic levels.

 Constraint Details:

      8.592ns physical path delay myIwm/SLICE_7 to myIwm/SLICE_19 exceeds
      6.667ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 6.385ns) by 2.207ns

 Physical Path Details:

      Data path myIwm/SLICE_7 to myIwm/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C15C.CLK to      R8C15C.Q0 myIwm/SLICE_7 (from fclk_c)
ROUTE         8     1.954      R8C15C.Q0 to      R9C14C.B1 myIwm/bitTimer_2
CTOF_DEL    ---     0.495      R9C14C.B1 to      R9C14C.F1 myIwm/SLICE_39
ROUTE         3     0.984      R9C14C.F1 to      R9C14A.A1 myIwm/n10
CTOF_DEL    ---     0.495      R9C14A.A1 to      R9C14A.F1 myIwm/SLICE_38
ROUTE         4     1.474      R9C14A.F1 to      R8C13B.B0 myIwm/n1862
CTOF_DEL    ---     0.495      R8C13B.B0 to      R8C13B.F0 myIwm/SLICE_36
ROUTE         8     0.643      R8C13B.F0 to      R8C13B.D1 myIwm/n163
CTOF_DEL    ---     0.495      R8C13B.D1 to      R8C13B.F1 myIwm/SLICE_36
ROUTE         5     1.105      R8C13B.F1 to     R10C13A.CE myIwm/fclk_c_enable_14 (to fclk_c)
                  --------
                    8.592   (28.3% logic, 71.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path fclk to myIwm/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     2.264       63.PADDI to     R8C15C.CLK fclk_c
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fclk to myIwm/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     2.264       63.PADDI to    R10C13A.CLK fclk_c
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myIwm/bitTimer__i2  (from fclk_c +)
   Destination:    FF         Data in        myIwm/shifter_i0_i7  (to fclk_c +)

   Delay:               8.578ns  (28.4% logic, 71.6% route), 5 logic levels.

 Constraint Details:

      8.578ns physical path delay myIwm/SLICE_7 to myIwm/SLICE_22 exceeds
      6.667ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 6.385ns) by 2.193ns

 Physical Path Details:

      Data path myIwm/SLICE_7 to myIwm/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C15C.CLK to      R8C15C.Q0 myIwm/SLICE_7 (from fclk_c)
ROUTE         8     1.954      R8C15C.Q0 to      R9C14C.B1 myIwm/bitTimer_2
CTOF_DEL    ---     0.495      R9C14C.B1 to      R9C14C.F1 myIwm/SLICE_39
ROUTE         3     0.984      R9C14C.F1 to      R9C14A.A1 myIwm/n10
CTOF_DEL    ---     0.495      R9C14A.A1 to      R9C14A.F1 myIwm/SLICE_38
ROUTE         4     1.474      R9C14A.F1 to      R8C13B.B0 myIwm/n1862
CTOF_DEL    ---     0.495      R8C13B.B0 to      R8C13B.F0 myIwm/SLICE_36
ROUTE         8     0.643      R8C13B.F0 to      R8C13B.D1 myIwm/n163
CTOF_DEL    ---     0.495      R8C13B.D1 to      R8C13B.F1 myIwm/SLICE_36
ROUTE         5     1.091      R8C13B.F1 to      R9C13C.CE myIwm/fclk_c_enable_14 (to fclk_c)
                  --------
                    8.578   (28.4% logic, 71.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path fclk to myIwm/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     2.264       63.PADDI to     R8C15C.CLK fclk_c
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fclk to myIwm/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     2.264       63.PADDI to     R9C13C.CLK fclk_c
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myIwm/bitTimer__i2  (from fclk_c +)
   Destination:    FF         Data in        myIwm/shifter_i0_i0  (to fclk_c +)

   Delay:               8.578ns  (28.4% logic, 71.6% route), 5 logic levels.

 Constraint Details:

      8.578ns physical path delay myIwm/SLICE_7 to myIwm/SLICE_18 exceeds
      6.667ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 6.385ns) by 2.193ns

 Physical Path Details:

      Data path myIwm/SLICE_7 to myIwm/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C15C.CLK to      R8C15C.Q0 myIwm/SLICE_7 (from fclk_c)
ROUTE         8     1.954      R8C15C.Q0 to      R9C14C.B1 myIwm/bitTimer_2
CTOF_DEL    ---     0.495      R9C14C.B1 to      R9C14C.F1 myIwm/SLICE_39
ROUTE         3     0.984      R9C14C.F1 to      R9C14A.A1 myIwm/n10
CTOF_DEL    ---     0.495      R9C14A.A1 to      R9C14A.F1 myIwm/SLICE_38
ROUTE         4     1.474      R9C14A.F1 to      R8C13B.B0 myIwm/n1862
CTOF_DEL    ---     0.495      R8C13B.B0 to      R8C13B.F0 myIwm/SLICE_36
ROUTE         8     0.643      R8C13B.F0 to      R8C13B.D1 myIwm/n163
CTOF_DEL    ---     0.495      R8C13B.D1 to      R8C13B.F1 myIwm/SLICE_36
ROUTE         5     1.091      R8C13B.F1 to      R9C13A.CE myIwm/fclk_c_enable_14 (to fclk_c)
                  --------
                    8.578   (28.4% logic, 71.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path fclk to myIwm/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     2.264       63.PADDI to     R8C15C.CLK fclk_c
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fclk to myIwm/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     2.264       63.PADDI to     R9C13A.CLK fclk_c
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 104.275MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "fclk_c" 149.993000 MHz ; |  149.993 MHz|  104.275 MHz|   5 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=myIwm/fclk_c_enable_14">myIwm/fclk_c_enable_14</a>                  |       5|      58|     46.77%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=myIwm/n1862">myIwm/n1862</a>                             |       4|      56|     45.16%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=myIwm/n163">myIwm/n163</a>                              |       8|      53|     42.74%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=myIwm/n10">myIwm/n10</a>                               |       3|      51|     41.13%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=myIwm/bitTimer_2">myIwm/bitTimer_2</a>                        |       8|      43|     34.68%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=myIwm/n87">myIwm/n87</a>                               |       3|      39|     31.45%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=myIwm/n9">myIwm/n9</a>                                |       1|      33|     26.61%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=myIwm/bitTimer_1">myIwm/bitTimer_1</a>                        |       9|      33|     26.61%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=myIwm/n4">myIwm/n4</a>                                |       1|      24|     19.35%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=myIwm/n514">myIwm/n514</a>                              |       7|      23|     18.55%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=myIwm/n1875">myIwm/n1875</a>                             |       2|      17|     13.71%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=myIwm/n1854">myIwm/n1854</a>                             |       2|      17|     13.71%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=myIwm/bitTimer_5">myIwm/bitTimer_5</a>                        |       8|      17|     13.71%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: fclk_c   Source: fclk.PAD   Loads: 27
   Covered under: FREQUENCY NET "fclk_c" 149.993000 MHz ;

   Data transfers from:
   Clock Domain: _devsel_c   Source: _devsel.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.

Clock Domain: _devsel_c   Source: _devsel.PAD   Loads: 13
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 124  Score: 116771
Cumulative negative slack: 116771

Constraints cover 565 paths, 1 nets, and 301 connections (51.72% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.9.0.99.2</big></U></B>
Thu Feb 22 10:56:44 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o liron_fpgatop.twr -gui -msgset C:/Users/chamberlin/Documents/Liron/lattice/promote.xml liron_fpgatop.ncd liron_fpgatop.prf 
Design file:     liron_fpgatop.ncd
Preference file: liron_fpgatop.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "fclk_c" 149.993000 MHz (0 errors)</A></LI>            565 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "fclk_c" 149.993000 MHz ;
            565 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myIwm/rddataSync_i0  (from fclk_c +)
   Destination:    FF         Data in        myIwm/rddataSync_i1  (to fclk_c +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay myIwm/SLICE_42 to myIwm/SLICE_42 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path myIwm/SLICE_42 to myIwm/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C12A.CLK to      R8C12A.Q0 myIwm/SLICE_42 (from fclk_c)
ROUTE         4     0.155      R8C12A.Q0 to      R8C12A.M1 myIwm/rddataSync_0 (to fclk_c)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path fclk to myIwm/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.788       63.PADDI to     R8C12A.CLK fclk_c
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fclk to myIwm/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.788       63.PADDI to     R8C12A.CLK fclk_c
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myIwm/wrdata_130  (from fclk_c +)
   Destination:    FF         Data in        myIwm/wrdata_130  (to fclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay myIwm/SLICE_29 to myIwm/SLICE_29 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path myIwm/SLICE_29 to myIwm/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C14B.CLK to      R8C14B.Q0 myIwm/SLICE_29 (from fclk_c)
ROUTE         2     0.132      R8C14B.Q0 to      R8C14B.A0 wrdata_c
CTOF_DEL    ---     0.101      R8C14B.A0 to      R8C14B.F0 myIwm/SLICE_29
ROUTE         1     0.000      R8C14B.F0 to     R8C14B.DI0 myIwm/wrdata_N_115 (to fclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fclk to myIwm/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.788       63.PADDI to     R8C14B.CLK fclk_c
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fclk to myIwm/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.788       63.PADDI to     R8C14B.CLK fclk_c
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myIwm/clearBufferTimer_i0_i3  (from fclk_c +)
   Destination:    FF         Data in        myIwm/clearBufferTimer_i0_i3  (to fclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay myIwm/SLICE_14 to myIwm/SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path myIwm/SLICE_14 to myIwm/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C11D.CLK to      R8C11D.Q0 myIwm/SLICE_14 (from fclk_c)
ROUTE         4     0.132      R8C11D.Q0 to      R8C11D.A0 myIwm/clearBufferTimer_3
CTOF_DEL    ---     0.101      R8C11D.A0 to      R8C11D.F0 myIwm/SLICE_14
ROUTE         1     0.000      R8C11D.F0 to     R8C11D.DI0 myIwm/n69 (to fclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fclk to myIwm/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.788       63.PADDI to     R8C11D.CLK fclk_c
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fclk to myIwm/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.788       63.PADDI to     R8C11D.CLK fclk_c
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myIwm/clearBufferTimer_i0_i2  (from fclk_c +)
   Destination:    FF         Data in        myIwm/clearBufferTimer_i0_i2  (to fclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay myIwm/SLICE_13 to myIwm/SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path myIwm/SLICE_13 to myIwm/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C11C.CLK to      R8C11C.Q1 myIwm/SLICE_13 (from fclk_c)
ROUTE         5     0.132      R8C11C.Q1 to      R8C11C.A1 myIwm/clearBufferTimer_2
CTOF_DEL    ---     0.101      R8C11C.A1 to      R8C11C.F1 myIwm/SLICE_13
ROUTE         1     0.000      R8C11C.F1 to     R8C11C.DI1 myIwm/n70 (to fclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fclk to myIwm/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.788       63.PADDI to     R8C11C.CLK fclk_c
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fclk to myIwm/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.788       63.PADDI to     R8C11C.CLK fclk_c
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myIwm/bitCounter_223__i2  (from fclk_c +)
   Destination:    FF         Data in        myIwm/bitCounter_223__i2  (to fclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay myIwm/SLICE_5 to myIwm/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path myIwm/SLICE_5 to myIwm/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C14B.CLK to     R10C14B.Q0 myIwm/SLICE_5 (from fclk_c)
ROUTE         2     0.132     R10C14B.Q0 to     R10C14B.A0 myIwm/bitCounter_2
CTOF_DEL    ---     0.101     R10C14B.A0 to     R10C14B.F0 myIwm/SLICE_5
ROUTE         1     0.000     R10C14B.F0 to    R10C14B.DI0 myIwm/n18_adj_148 (to fclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fclk to myIwm/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.788       63.PADDI to    R10C14B.CLK fclk_c
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fclk to myIwm/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.788       63.PADDI to    R10C14B.CLK fclk_c
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myIwm/clearBufferTimer_i0_i1  (from fclk_c +)
   Destination:    FF         Data in        myIwm/clearBufferTimer_i0_i1  (to fclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay myIwm/SLICE_13 to myIwm/SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path myIwm/SLICE_13 to myIwm/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C11C.CLK to      R8C11C.Q0 myIwm/SLICE_13 (from fclk_c)
ROUTE         6     0.132      R8C11C.Q0 to      R8C11C.A0 myIwm/clearBufferTimer_1
CTOF_DEL    ---     0.101      R8C11C.A0 to      R8C11C.F0 myIwm/SLICE_13
ROUTE         1     0.000      R8C11C.F0 to     R8C11C.DI0 myIwm/n71 (to fclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fclk to myIwm/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.788       63.PADDI to     R8C11C.CLK fclk_c
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fclk to myIwm/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.788       63.PADDI to     R8C11C.CLK fclk_c
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myIwm/bitCounter_223__i1  (from fclk_c +)
   Destination:    FF         Data in        myIwm/bitCounter_223__i1  (to fclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay myIwm/SLICE_4 to myIwm/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path myIwm/SLICE_4 to myIwm/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C14C.CLK to     R10C14C.Q1 myIwm/SLICE_4 (from fclk_c)
ROUTE         3     0.132     R10C14C.Q1 to     R10C14C.A1 myIwm/bitCounter_1
CTOF_DEL    ---     0.101     R10C14C.A1 to     R10C14C.F1 myIwm/SLICE_4
ROUTE         1     0.000     R10C14C.F1 to    R10C14C.DI1 myIwm/n19_adj_149 (to fclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fclk to myIwm/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.788       63.PADDI to    R10C14C.CLK fclk_c
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fclk to myIwm/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.788       63.PADDI to    R10C14C.CLK fclk_c
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myIwm/bitCounter_223__i0  (from fclk_c +)
   Destination:    FF         Data in        myIwm/bitCounter_223__i0  (to fclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay myIwm/SLICE_4 to myIwm/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path myIwm/SLICE_4 to myIwm/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C14C.CLK to     R10C14C.Q0 myIwm/SLICE_4 (from fclk_c)
ROUTE         4     0.132     R10C14C.Q0 to     R10C14C.A0 myIwm/bitCounter_0
CTOF_DEL    ---     0.101     R10C14C.A0 to     R10C14C.F0 myIwm/SLICE_4
ROUTE         1     0.000     R10C14C.F0 to    R10C14C.DI0 myIwm/n20 (to fclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fclk to myIwm/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.788       63.PADDI to    R10C14C.CLK fclk_c
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fclk to myIwm/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.788       63.PADDI to    R10C14C.CLK fclk_c
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myIwm/clearBufferTimer_i0_i0  (from fclk_c +)
   Destination:    FF         Data in        myIwm/clearBufferTimer_i0_i0  (to fclk_c +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay myIwm/SLICE_12 to myIwm/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path myIwm/SLICE_12 to myIwm/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C11A.CLK to      R8C11A.Q0 myIwm/SLICE_12 (from fclk_c)
ROUTE         7     0.133      R8C11A.Q0 to      R8C11A.A0 myIwm/clearBufferTimer_0
CTOF_DEL    ---     0.101      R8C11A.A0 to      R8C11A.F0 myIwm/SLICE_12
ROUTE         1     0.000      R8C11A.F0 to     R8C11A.DI0 myIwm/clearBufferTimer_3_N_70_0 (to fclk_c)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fclk to myIwm/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.788       63.PADDI to     R8C11A.CLK fclk_c
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fclk to myIwm/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.788       63.PADDI to     R8C11A.CLK fclk_c
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myIwm/bitTimer__i0  (from fclk_c +)
   Destination:    FF         Data in        myIwm/bitTimer__i0  (to fclk_c +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay myIwm/SLICE_6 to myIwm/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path myIwm/SLICE_6 to myIwm/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C14A.CLK to      R8C14A.Q0 myIwm/SLICE_6 (from fclk_c)
ROUTE         8     0.134      R8C14A.Q0 to      R8C14A.A0 myIwm/bitTimer_0
CTOF_DEL    ---     0.101      R8C14A.A0 to      R8C14A.F0 myIwm/SLICE_6
ROUTE         1     0.000      R8C14A.F0 to     R8C14A.DI0 myIwm/n1733 (to fclk_c)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fclk to myIwm/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.788       63.PADDI to     R8C14A.CLK fclk_c
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fclk to myIwm/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.788       63.PADDI to     R8C14A.CLK fclk_c
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "fclk_c" 149.993000 MHz ; |     0.000 ns|     0.307 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: fclk_c   Source: fclk.PAD   Loads: 27
   Covered under: FREQUENCY NET "fclk_c" 149.993000 MHz ;

   Data transfers from:
   Clock Domain: _devsel_c   Source: _devsel.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.

Clock Domain: _devsel_c   Source: _devsel.PAD   Loads: 13
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 565 paths, 1 nets, and 301 connections (51.72% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 124 (setup), 0 (hold)
Score: 116771 (setup), 0 (hold)
Cumulative negative slack: 116771 (116771+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
