// Seed: 1346431803
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1'd0;
  wire id_3;
endmodule
program module_1;
  time id_2 = id_2;
  assign id_1 = -1 | id_1;
  tri  id_3 = id_3 ? -1 : id_3;
  wire id_4;
  assign id_2 = id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_9 = (1);
  module_0 modCall_1 (
      id_8,
      id_12
  );
endmodule
