// Seed: 1550460547
module module_0;
  id_1(
      .id_0(1)
  ); id_2(
      .id_0(1), .id_1(id_1), .id_2(1'd0)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  id_6(
      .id_0(1),
      .id_1(id_5 + id_5),
      .id_2(id_1),
      .id_3({id_1, 1, id_2 * id_3, {id_4{id_3}}}),
      .id_4(1'b0),
      .id_5(id_5),
      .id_6(""),
      .id_7(id_5),
      .id_8(id_5),
      .id_9(id_2),
      .id_10(1'b0),
      .id_11(id_3),
      .id_12(1),
      .id_13(id_5),
      .id_14(),
      .id_15(1'd0),
      .id_16(1'd0 <= id_5)
  );
  module_0 modCall_1 ();
  wire id_7;
  supply0  id_8  ,  id_9  ,  id_10  ,  id_11  =  1 'd0 ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  =  1  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ;
endmodule
