# Day - 05
Design and verify Odd counter which adds only odd events.

## Interface Definition-
```verilog
module Odd_Counter(
input clk,
input reset,
output reg[7:0]count
    );
```
