#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000276b850 .scope module, "RegisterFileTester" "RegisterFileTester" 2 1;
 .timescale 0 0;
v0000000002775740_0 .var "A_Address", 3 0;
v00000000027757e0_0 .var "B_Address", 3 0;
v0000000002756ed0_0 .var "C_Address", 3 0;
v0000000002756f70_0 .var "E", 0 0;
v0000000002757010_0 .var "Input_C", 31 0;
v00000000027570b0_0 .net "Output_A", 31 0, v000000000275de60_0;  1 drivers
v00000000027d1940_0 .net "Output_B", 31 0, v000000000275d1c0_0;  1 drivers
v00000000027d1a80_0 .var "clk", 0 0;
S_0000000002777f10 .scope module, "DUT" "RegisterFile" 2 8, 3 1 0, S_000000000276b850;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A_Address"
    .port_info 1 /INPUT 4 "B_Address"
    .port_info 2 /INPUT 4 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v000000000273e5c0_0 .net "A_Address", 3 0, v0000000002775740_0;  1 drivers
v000000000275de60_0 .var "A_Data", 31 0;
v000000000275d120_0 .net "B_Address", 3 0, v00000000027757e0_0;  1 drivers
v000000000275d1c0_0 .var "B_Data", 31 0;
v000000000275c990_0 .net "C_Address", 3 0, v0000000002756ed0_0;  1 drivers
v000000000275ca30_0 .net "C_Data", 31 0, v0000000002757010_0;  1 drivers
v000000000275cad0_0 .net "Clk", 0 0, v00000000027d1a80_0;  1 drivers
v0000000002775600 .array "Registers", 31 0, 15 0;
v00000000027756a0_0 .net "Write", 0 0, v0000000002756f70_0;  1 drivers
E_0000000002769140 .event negedge, v000000000275cad0_0;
E_0000000002768d00 .event posedge, v000000000275cad0_0;
    .scope S_0000000002777f10;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002775600, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002775600, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002775600, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002775600, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002775600, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002775600, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002775600, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002775600, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002775600, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002775600, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002775600, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002775600, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002775600, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002775600, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002775600, 0, 4;
    %end;
    .thread T_0;
    .scope S_0000000002777f10;
T_1 ;
    %wait E_0000000002768d00;
    %load/vec4 v00000000027756a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000000000275ca30_0;
    %pad/u 16;
    %load/vec4 v000000000275c990_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002775600, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000002777f10;
T_2 ;
    %wait E_0000000002769140;
    %load/vec4 v000000000273e5c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002775600, 4;
    %pad/u 32;
    %assign/vec4 v000000000275de60_0, 0;
    %load/vec4 v000000000275d120_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002775600, 4;
    %pad/u 32;
    %assign/vec4 v000000000275d1c0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000276b850;
T_3 ;
    %vpi_call 2 22 "$dumpfile", "RegisterFileTest.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, v0000000002775740_0, v00000000027757e0_0, v0000000002756ed0_0, v0000000002757010_0, v0000000002756f70_0, v00000000027d1a80_0, v00000000027570b0_0, v00000000027d1940_0 {0 0 0};
    %vpi_call 2 24 "$monitor", "| A_Adrs [B]%b [D]%1d | B_Adrs [B]%b [D]%1d | C_Adrs [B]%b [D]%1d | C Data [H]%h [D]%1d | Write %b | Clock %b | A_Out [H]%h [D]%1d | B_Out [H]%h [D]%1d |", v0000000002775740_0, v0000000002775740_0, v00000000027757e0_0, v00000000027757e0_0, v0000000002756ed0_0, v0000000002756ed0_0, v0000000002757010_0, v0000000002757010_0, v0000000002756f70_0, v00000000027d1a80_0, v00000000027570b0_0, v00000000027570b0_0, v00000000027d1940_0, v00000000027d1940_0 {0 0 0};
    %vpi_call 2 26 "$display", "\012-----------First Part Of Benchmark - Chaging the values of all registers except r0-----------\012" {0 0 0};
    %vpi_call 2 28 "$display", "\012Initialize values set Input C equal to 5\012" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002775740_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000027757e0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002756ed0_0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000000002757010_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002756f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 32 "$display", "\012Enable Writing and Write to  r1 value= 5\012" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000002756ed0_0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000000002757010_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002756f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 36 "$display", "\012Write to  r2 value= 22\012" {0 0 0};
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000002756ed0_0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0000000002757010_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002756f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 40 "$display", "\012Write to  r3 value= 33\012" {0 0 0};
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000000002756ed0_0, 0, 4;
    %pushi/vec4 33, 0, 32;
    %store/vec4 v0000000002757010_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002756f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 44 "$display", "\012Write to  r4 value= 44\012" {0 0 0};
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000002756ed0_0, 0, 4;
    %pushi/vec4 44, 0, 32;
    %store/vec4 v0000000002757010_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002756f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 48 "$display", "\012Write to  r5 value= 55\012" {0 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000000002756ed0_0, 0, 4;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0000000002757010_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002756f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 52 "$display", "\012Write to  r6 value= 66\012" {0 0 0};
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000002756ed0_0, 0, 4;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0000000002757010_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002756f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 56 "$display", "\012Write to  r7 value= 77\012" {0 0 0};
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000000002756ed0_0, 0, 4;
    %pushi/vec4 77, 0, 32;
    %store/vec4 v0000000002757010_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002756f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 60 "$display", "\012Write to  r8 value= 88\012" {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000000002756ed0_0, 0, 4;
    %pushi/vec4 88, 0, 32;
    %store/vec4 v0000000002757010_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002756f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 64 "$display", "\012Write to  r9 value= 99\012" {0 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000000002756ed0_0, 0, 4;
    %pushi/vec4 99, 0, 32;
    %store/vec4 v0000000002757010_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002756f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 68 "$display", "\012Write to  r10 value= 101\012" {0 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000000002756ed0_0, 0, 4;
    %pushi/vec4 101, 0, 32;
    %store/vec4 v0000000002757010_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002756f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 72 "$display", "\012Write to  r11 value= 111\012" {0 0 0};
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000000002756ed0_0, 0, 4;
    %pushi/vec4 111, 0, 32;
    %store/vec4 v0000000002757010_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002756f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 76 "$display", "\012Write to  r12 value= 121\012" {0 0 0};
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000000002756ed0_0, 0, 4;
    %pushi/vec4 121, 0, 32;
    %store/vec4 v0000000002757010_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002756f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 80 "$display", "\012Write to  r13 value= 131\012" {0 0 0};
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000000002756ed0_0, 0, 4;
    %pushi/vec4 131, 0, 32;
    %store/vec4 v0000000002757010_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002756f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 84 "$display", "\012Write to  r14 value= 141\012" {0 0 0};
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000000002756ed0_0, 0, 4;
    %pushi/vec4 141, 0, 32;
    %store/vec4 v0000000002757010_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002756f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 88 "$display", "\012Write to  r15 value= 151\012" {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000000002756ed0_0, 0, 4;
    %pushi/vec4 151, 0, 32;
    %store/vec4 v0000000002757010_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002756f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 92 "$display", "\012-----------Second Part of Benchmark - Reading the values of all registers with output A and B-----------\012" {0 0 0};
    %vpi_call 2 94 "$display", "\012We begin reading the repositories reset the input values to 0 and go through each register\012" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002775740_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000027757e0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002756ed0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002757010_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002756f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 98 "$display", "\012Lets Read Register 1 and 2\012" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000002775740_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000027757e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 102 "$display", "\012Lets Read Register 3 and 4\012" {0 0 0};
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000000002775740_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000000027757e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 106 "$display", "\012Lets Read Register 5 and 6\012" {0 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000000002775740_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000027757e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 110 "$display", "\012Lets Read Register 7 and 8\012" {0 0 0};
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000000002775740_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000000027757e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 114 "$display", "\012Lets Read Register 9 and 10\012" {0 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000000002775740_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000000027757e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 118 "$display", "\012Lets Read Register 11 and 12\012" {0 0 0};
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000000002775740_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000000027757e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 122 "$display", "\012Lets Read Register 13 and 14\012" {0 0 0};
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000000002775740_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v00000000027757e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 126 "$display", "\012Lets Read Register 15 and 0\012" {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000000002775740_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000027757e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 130 "$display", "\012-----------Last Part of the Benchmark - Adding a specific value to the tenth register and read it through the A output-----------\012" {0 0 0};
    %vpi_call 2 132 "$display", "\012Read Data on r10 Before the Write\012" {0 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000000002775740_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 135 "$display", "\012Current value of A Out is equals to 101" {0 0 0};
    %vpi_call 2 137 "$display", "\012Set address for regiter 10 in Address C, and set C Data to 500\012" {0 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000000002756ed0_0, 0, 4;
    %pushi/vec4 500, 0, 32;
    %store/vec4 v0000000002757010_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002756f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d1a80_0, 0, 1;
    %vpi_call 2 140 "$display", "\012Negative edge check difference in A Out is 500\012" {0 0 0};
    %delay 20, 0;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RegisterFileTest.vl";
    "RegisterFile.vl";
