
*** Running vivado
    with args -log NanoProcessor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source NanoProcessor.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source NanoProcessor.tcl -notrace
Command: synth_design -top NanoProcessor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19464 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 382.145 ; gain = 96.828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:44]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'D:/Sahiru/LabFiles/New folder/L7/L7.srcs/sources_1/imports/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:185]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [D:/Sahiru/LabFiles/New folder/L7/L7.srcs/sources_1/imports/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [D:/Sahiru/LabFiles/New folder/L7/L7.srcs/sources_1/imports/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'instrctuion_decoder' declared at 'D:/Sahiru/Lab9/In_decoder/In_decoder/In_decoder.srcs/sources_1/new/instrctuion_decoder.vhd:34' bound to instance 'instruction_decoder' of component 'instrctuion_decoder' [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:191]
INFO: [Synth 8-638] synthesizing module 'instrctuion_decoder' [D:/Sahiru/Lab9/In_decoder/In_decoder/In_decoder.srcs/sources_1/new/instrctuion_decoder.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'instrctuion_decoder' (2#1) [D:/Sahiru/Lab9/In_decoder/In_decoder/In_decoder.srcs/sources_1/new/instrctuion_decoder.vhd:47]
INFO: [Synth 8-3491] module 'register_bank' declared at 'D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/register_bank.vhd:34' bound to instance 'register_bank_0' of component 'register_bank' [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:206]
INFO: [Synth 8-638] synthesizing module 'register_bank' [D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/register_bank.vhd:42]
INFO: [Synth 8-3491] module 'Decode_3_to_8' declared at 'D:/Sahiru/LabFiles/New folder/Lab4/Lab4.srcs/sources_1/new/Decode_3_to_8.vhd:34' bound to instance 'Decoder' of component 'Decode_3_to_8' [D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/register_bank.vhd:62]
INFO: [Synth 8-638] synthesizing module 'Decode_3_to_8' [D:/Sahiru/LabFiles/New folder/Lab4/Lab4.srcs/sources_1/new/Decode_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Sahiru/LabFiles/New folder/Lab4/Lab4.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [D:/Sahiru/LabFiles/New folder/Lab4/Lab4.srcs/sources_1/new/Decode_3_to_8.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [D:/Sahiru/LabFiles/New folder/Lab4/Lab4.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (3#1) [D:/Sahiru/LabFiles/New folder/Lab4/Lab4.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Sahiru/LabFiles/New folder/Lab4/Lab4.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [D:/Sahiru/LabFiles/New folder/Lab4/Lab4.srcs/sources_1/new/Decode_3_to_8.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Decode_3_to_8' (4#1) [D:/Sahiru/LabFiles/New folder/Lab4/Lab4.srcs/sources_1/new/Decode_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'bit4reg' declared at 'D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/bit4reg.vhd:34' bound to instance 'bit4reg0' of component 'bit4reg' [D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/register_bank.vhd:69]
INFO: [Synth 8-638] synthesizing module 'bit4reg' [D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/bit4reg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'bit4reg' (5#1) [D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/bit4reg.vhd:41]
INFO: [Synth 8-3491] module 'bit4reg' declared at 'D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/bit4reg.vhd:34' bound to instance 'bit4reg1' of component 'bit4reg' [D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/register_bank.vhd:79]
INFO: [Synth 8-3491] module 'bit4reg' declared at 'D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/bit4reg.vhd:34' bound to instance 'bit4reg2' of component 'bit4reg' [D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/register_bank.vhd:90]
INFO: [Synth 8-3491] module 'bit4reg' declared at 'D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/bit4reg.vhd:34' bound to instance 'bit4reg3' of component 'bit4reg' [D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/register_bank.vhd:99]
INFO: [Synth 8-3491] module 'bit4reg' declared at 'D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/bit4reg.vhd:34' bound to instance 'bit4reg4' of component 'bit4reg' [D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/register_bank.vhd:108]
INFO: [Synth 8-3491] module 'bit4reg' declared at 'D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/bit4reg.vhd:34' bound to instance 'bit4reg5' of component 'bit4reg' [D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/register_bank.vhd:118]
INFO: [Synth 8-3491] module 'bit4reg' declared at 'D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/bit4reg.vhd:34' bound to instance 'bit4reg6' of component 'bit4reg' [D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/register_bank.vhd:128]
INFO: [Synth 8-3491] module 'bit4reg' declared at 'D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/bit4reg.vhd:34' bound to instance 'bit4reg7' of component 'bit4reg' [D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/register_bank.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'register_bank' (6#1) [D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/register_bank.vhd:42]
INFO: [Synth 8-3491] module 'Mux_8way_4bit' declared at 'D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/new/Mux_8way_4bit.vhd:34' bound to instance 'Mux_8way_4bit_A' of component 'Mux_8way_4bit' [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:222]
INFO: [Synth 8-638] synthesizing module 'Mux_8way_4bit' [D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/new/Mux_8way_4bit.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_0' of component 'Mux_8_to_1' [D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/new/Mux_8way_4bit.vhd:61]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1' [D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/imports/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Decode_3_to_8' declared at 'D:/Sahiru/LabFiles/New folder/Lab4/Lab4.srcs/sources_1/new/Decode_3_to_8.vhd:34' bound to instance 'Decode_3_to_8_0' of component 'Decode_3_to_8' [D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/imports/new/Mux_8_to_1.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1' (7#1) [D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/imports/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_1' of component 'Mux_8_to_1' [D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/new/Mux_8way_4bit.vhd:76]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_2' of component 'Mux_8_to_1' [D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/new/Mux_8way_4bit.vhd:91]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_3' of component 'Mux_8_to_1' [D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/new/Mux_8way_4bit.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'Mux_8way_4bit' (8#1) [D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/new/Mux_8way_4bit.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8way_4bit' declared at 'D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/new/Mux_8way_4bit.vhd:34' bound to instance 'Mux_8way_4bit_B' of component 'Mux_8way_4bit' [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:236]
INFO: [Synth 8-3491] module 'add_sub_4bit' declared at 'D:/Sahiru/Lab9/Add_sub_4bit/add_sub_4bit/add_sub_4bit.srcs/sources_1/new/add_sub_4bit.vhd:34' bound to instance 'fourbit_adder' of component 'add_sub_4bit' [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:251]
INFO: [Synth 8-638] synthesizing module 'add_sub_4bit' [D:/Sahiru/Lab9/Add_sub_4bit/add_sub_4bit/add_sub_4bit.srcs/sources_1/new/add_sub_4bit.vhd:43]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:34' bound to instance 'RCA_4_0' of component 'RCA_4' [D:/Sahiru/Lab9/Add_sub_4bit/add_sub_4bit/add_sub_4bit.srcs/sources_1/new/add_sub_4bit.vhd:56]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:56]
INFO: [Synth 8-638] synthesizing module 'FA' [D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Sahiru/Lab9/Pamudu/3-bit adder/3-bit adder.srcs/sources_1/new/HA.vhd:33' bound to instance 'HA_0' of component 'HA' [D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/FA.vhd:54]
INFO: [Synth 8-638] synthesizing module 'HA' [D:/Sahiru/Lab9/Pamudu/3-bit adder/3-bit adder.srcs/sources_1/new/HA.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'HA' (9#1) [D:/Sahiru/Lab9/Pamudu/3-bit adder/3-bit adder.srcs/sources_1/new/HA.vhd:40]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Sahiru/Lab9/Pamudu/3-bit adder/3-bit adder.srcs/sources_1/new/HA.vhd:33' bound to instance 'HA_1' of component 'HA' [D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/FA.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'FA' (10#1) [D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:72]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (11#1) [D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'add_sub_4bit' (12#1) [D:/Sahiru/Lab9/Add_sub_4bit/add_sub_4bit/add_sub_4bit.srcs/sources_1/new/add_sub_4bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder_3_bit' declared at 'D:/Sahiru/Lab9/Pamudu/3-bit adder/3-bit adder.srcs/sources_1/new/Adder_3_bit.vhd:34' bound to instance 'threebit_adder' of component 'Adder_3_bit' [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:261]
INFO: [Synth 8-638] synthesizing module 'Adder_3_bit' [D:/Sahiru/Lab9/Pamudu/3-bit adder/3-bit adder.srcs/sources_1/new/Adder_3_bit.vhd:41]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [D:/Sahiru/Lab9/Pamudu/3-bit adder/3-bit adder.srcs/sources_1/new/Adder_3_bit.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [D:/Sahiru/Lab9/Pamudu/3-bit adder/3-bit adder.srcs/sources_1/new/Adder_3_bit.vhd:65]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [D:/Sahiru/Lab9/Pamudu/3-bit adder/3-bit adder.srcs/sources_1/new/Adder_3_bit.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'Adder_3_bit' (13#1) [D:/Sahiru/Lab9/Pamudu/3-bit adder/3-bit adder.srcs/sources_1/new/Adder_3_bit.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2way_3bit' declared at 'D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2way_3bit.vhd:34' bound to instance 'Mux_2way_3bit_0' of component 'Mux_2way_3bit' [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:267]
INFO: [Synth 8-638] synthesizing module 'Mux_2way_3bit' [D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2way_3bit.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_0' of component 'Mux_2_to_1' [D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2way_3bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1' [D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2_to_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1' (14#1) [D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2_to_1.vhd:40]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_1' of component 'Mux_2_to_1' [D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2way_3bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_2' of component 'Mux_2_to_1' [D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2way_3bit.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Mux_2way_3bit' (15#1) [D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2way_3bit.vhd:41]
INFO: [Synth 8-3491] module 'LUT_8_12' declared at 'D:/Sahiru/Lab9/NanoProcessor/ProgramRom/ProgramRom.srcs/sources_1/new/LUT_8_12.vhd:35' bound to instance 'rom_o' of component 'LUT_8_12' [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:275]
INFO: [Synth 8-638] synthesizing module 'LUT_8_12' [D:/Sahiru/Lab9/NanoProcessor/ProgramRom/ProgramRom.srcs/sources_1/new/LUT_8_12.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_8_12' (16#1) [D:/Sahiru/Lab9/NanoProcessor/ProgramRom/ProgramRom.srcs/sources_1/new/LUT_8_12.vhd:40]
INFO: [Synth 8-3491] module 'PC' declared at 'D:/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/PC.vhd:34' bound to instance 'p_counter' of component 'PC' [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:281]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/PC.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF0' of component 'D_FF' [D:/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/PC.vhd:58]
INFO: [Synth 8-638] synthesizing module 'D_FF' [D:/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (17#1) [D:/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF1' of component 'D_FF' [D:/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/PC.vhd:66]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF2' of component 'D_FF' [D:/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/PC.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'PC' (18#1) [D:/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/PC.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2way_4bit' declared at 'D:/Sahiru/Lab9/NanoProcessor/Mux2way4bit/Mux2way4bit.srcs/sources_1/new/Mux_2way_4bit.vhd:34' bound to instance 'mux' of component 'Mux_2way_4bit' [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:289]
INFO: [Synth 8-638] synthesizing module 'Mux_2way_4bit' [D:/Sahiru/Lab9/NanoProcessor/Mux2way4bit/Mux2way4bit.srcs/sources_1/new/Mux_2way_4bit.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_0' of component 'Mux_2_to_1' [D:/Sahiru/Lab9/NanoProcessor/Mux2way4bit/Mux2way4bit.srcs/sources_1/new/Mux_2way_4bit.vhd:54]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_1' of component 'Mux_2_to_1' [D:/Sahiru/Lab9/NanoProcessor/Mux2way4bit/Mux2way4bit.srcs/sources_1/new/Mux_2way_4bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_2' of component 'Mux_2_to_1' [D:/Sahiru/Lab9/NanoProcessor/Mux2way4bit/Mux2way4bit.srcs/sources_1/new/Mux_2way_4bit.vhd:70]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_3' of component 'Mux_2_to_1' [D:/Sahiru/Lab9/NanoProcessor/Mux2way4bit/Mux2way4bit.srcs/sources_1/new/Mux_2way_4bit.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'Mux_2way_4bit' (19#1) [D:/Sahiru/Lab9/NanoProcessor/Mux2way4bit/Mux2way4bit.srcs/sources_1/new/Mux_2way_4bit.vhd:41]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'D:/Sahiru/LabFiles/New folder/L7/L7.srcs/sources_1/new/LUT_16_7.vhd:35' bound to instance 'LUT_seven_seg' of component 'LUT_16_7' [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:297]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [D:/Sahiru/LabFiles/New folder/L7/L7.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (20#1) [D:/Sahiru/LabFiles/New folder/L7/L7.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (21#1) [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:44]
WARNING: [Synth 8-3917] design NanoProcessor has port seven_seg_anode[3] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port seven_seg_anode[2] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port seven_seg_anode[1] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port seven_seg_anode[0] driven by constant 0
WARNING: [Synth 8-3331] design Decode_3_to_8 has unconnected port EN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 437.676 ; gain = 152.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 437.676 ; gain = 152.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 437.676 ; gain = 152.359
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Sahiru/LabFiles/New folder/Basys3Labs.xdc]
Finished Parsing XDC File [D:/Sahiru/LabFiles/New folder/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Sahiru/LabFiles/New folder/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NanoProcessor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NanoProcessor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 770.668 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 770.668 ; gain = 485.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 770.668 ; gain = 485.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 770.668 ; gain = 485.352
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Jump" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'RegEnable_reg' [D:/Sahiru/Lab9/In_decoder/In_decoder/In_decoder.srcs/sources_1/new/instrctuion_decoder.vhd:55]
WARNING: [Synth 8-327] inferring latch for variable 'LoadSelect_reg' [D:/Sahiru/Lab9/In_decoder/In_decoder/In_decoder.srcs/sources_1/new/instrctuion_decoder.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'ImVal_reg' [D:/Sahiru/Lab9/In_decoder/In_decoder/In_decoder.srcs/sources_1/new/instrctuion_decoder.vhd:56]
WARNING: [Synth 8-327] inferring latch for variable 'RegA_reg' [D:/Sahiru/Lab9/In_decoder/In_decoder/In_decoder.srcs/sources_1/new/instrctuion_decoder.vhd:62]
WARNING: [Synth 8-327] inferring latch for variable 'RegB_reg' [D:/Sahiru/Lab9/In_decoder/In_decoder/In_decoder.srcs/sources_1/new/instrctuion_decoder.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'Sub_reg' [D:/Sahiru/Lab9/In_decoder/In_decoder/In_decoder.srcs/sources_1/new/instrctuion_decoder.vhd:64]
WARNING: [Synth 8-327] inferring latch for variable 'Jump_reg' [D:/Sahiru/Lab9/In_decoder/In_decoder/In_decoder.srcs/sources_1/new/instrctuion_decoder.vhd:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 770.668 ; gain = 485.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module instrctuion_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 7     
Module bit4reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module add_sub_4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module LUT_8_12 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element p_counter/D_FF0/Qbar_reg was removed.  [D:/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/D_FF.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element p_counter/D_FF1/Qbar_reg was removed.  [D:/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/D_FF.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element p_counter/D_FF2/Qbar_reg was removed.  [D:/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/D_FF.vhd:48]
INFO: [Synth 8-5545] ROM "Slow_Clk_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clk_0/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design NanoProcessor has port seven_seg_anode[3] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port seven_seg_anode[2] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port seven_seg_anode[1] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port seven_seg_anode[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_decoder/ImVal_reg[3] )
INFO: [Synth 8-3886] merging instance 'register_bank_0/bit4reg0/Q_reg[3]' (FDR) to 'register_bank_0/bit4reg0/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'register_bank_0/bit4reg0/Q_reg[2]' (FDR) to 'register_bank_0/bit4reg0/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'register_bank_0/bit4reg0/Q_reg[0]' (FDR) to 'register_bank_0/bit4reg0/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_bank_0/bit4reg0/Q_reg[1] )
WARNING: [Synth 8-3332] Sequential element (instruction_decoder/ImVal_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (register_bank_0/bit4reg0/Q_reg[1]) is unused and will be removed from module NanoProcessor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 770.668 ; gain = 485.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 770.668 ; gain = 485.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 784.391 ; gain = 499.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_decoder/RegB_reg[2] )
WARNING: [Synth 8-3332] Sequential element (instruction_decoder/RegEnable_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (instruction_decoder/RegEnable_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (instruction_decoder/RegEnable_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (instruction_decoder/RegB_reg[2]) is unused and will be removed from module NanoProcessor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 784.391 ; gain = 499.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 784.391 ; gain = 499.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 784.391 ; gain = 499.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 784.391 ; gain = 499.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 784.391 ; gain = 499.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 784.391 ; gain = 499.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 784.391 ; gain = 499.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     5|
|5     |LUT3   |    17|
|6     |LUT4   |    14|
|7     |LUT5   |    16|
|8     |LUT6   |    16|
|9     |FDRE   |    65|
|10    |LD     |     9|
|11    |LDC    |     1|
|12    |LDCP   |     1|
|13    |IBUF   |     2|
|14    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+--------------------+------+
|      |Instance              |Module              |Cells |
+------+----------------------+--------------------+------+
|1     |top                   |                    |   174|
|2     |  Slow_Clk_0          |Slow_Clk            |    54|
|3     |  instruction_decoder |instrctuion_decoder |    32|
|4     |  p_counter           |PC                  |    24|
|5     |    D_FF0             |D_FF                |    10|
|6     |    D_FF1             |D_FF_6              |     7|
|7     |    D_FF2             |D_FF_7              |     7|
|8     |  register_bank_0     |register_bank       |    43|
|9     |    bit4reg1          |bit4reg             |     4|
|10    |    bit4reg2          |bit4reg_0           |    12|
|11    |    bit4reg3          |bit4reg_1           |     4|
|12    |    bit4reg4          |bit4reg_2           |     4|
|13    |    bit4reg5          |bit4reg_3           |     4|
|14    |    bit4reg6          |bit4reg_4           |     4|
|15    |    bit4reg7          |bit4reg_5           |    11|
+------+----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 784.391 ; gain = 499.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 784.391 ; gain = 166.082
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 784.391 ; gain = 499.074
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  LD => LDCE: 9 instances
  LDC => LDCE: 1 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 785.453 ; gain = 512.609
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.runs/synth_1/NanoProcessor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NanoProcessor_utilization_synth.rpt -pb NanoProcessor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 785.453 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 27 23:28:22 2022...
