{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544050007534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544050007550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 16:46:47 2018 " "Processing started: Wed Dec 05 16:46:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544050007550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544050007550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile " "Command: quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544050007550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544050008519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544050008519 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.v 1 1 " "Using design file regfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "U:/cpre281/labs/lab12/regfile/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544050016710 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544050016710 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y0 regfile.v(8) " "Verilog HDL Implicit Net warning at regfile.v(8): created implicit net for \"Y0\"" {  } { { "regfile.v" "" { Text "U:/cpre281/labs/lab12/regfile/regfile.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544050016710 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y1 regfile.v(8) " "Verilog HDL Implicit Net warning at regfile.v(8): created implicit net for \"Y1\"" {  } { { "regfile.v" "" { Text "U:/cpre281/labs/lab12/regfile/regfile.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544050016710 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y2 regfile.v(8) " "Verilog HDL Implicit Net warning at regfile.v(8): created implicit net for \"Y2\"" {  } { { "regfile.v" "" { Text "U:/cpre281/labs/lab12/regfile/regfile.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544050016710 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y3 regfile.v(8) " "Verilog HDL Implicit Net warning at regfile.v(8): created implicit net for \"Y3\"" {  } { { "regfile.v" "" { Text "U:/cpre281/labs/lab12/regfile/regfile.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544050016710 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y4 regfile.v(14) " "Verilog HDL Implicit Net warning at regfile.v(14): created implicit net for \"Y4\"" {  } { { "regfile.v" "" { Text "U:/cpre281/labs/lab12/regfile/regfile.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544050016726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y5 regfile.v(15) " "Verilog HDL Implicit Net warning at regfile.v(15): created implicit net for \"Y5\"" {  } { { "regfile.v" "" { Text "U:/cpre281/labs/lab12/regfile/regfile.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544050016726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y6 regfile.v(16) " "Verilog HDL Implicit Net warning at regfile.v(16): created implicit net for \"Y6\"" {  } { { "regfile.v" "" { Text "U:/cpre281/labs/lab12/regfile/regfile.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544050016726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y7 regfile.v(17) " "Verilog HDL Implicit Net warning at regfile.v(17): created implicit net for \"Y7\"" {  } { { "regfile.v" "" { Text "U:/cpre281/labs/lab12/regfile/regfile.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544050016726 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544050016726 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder3to8.v 1 1 " "Using design file decoder3to8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8 " "Found entity 1: Decoder3to8" {  } { { "decoder3to8.v" "" { Text "U:/cpre281/labs/lab12/regfile/decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544050016851 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544050016851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3to8 Decoder3to8:my_decoder " "Elaborating entity \"Decoder3to8\" for hierarchy \"Decoder3to8:my_decoder\"" {  } { { "regfile.v" "my_decoder" { Text "U:/cpre281/labs/lab12/regfile/regfile.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544050016851 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg4b.bdf 1 1 " "Using design file reg4b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg4b " "Found entity 1: reg4b" {  } { { "reg4b.bdf" "" { Schematic "U:/cpre281/labs/lab12/regfile/reg4b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544050016960 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544050016960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4b reg4b:my_reg0 " "Elaborating entity \"reg4b\" for hierarchy \"reg4b:my_reg0\"" {  } { { "regfile.v" "my_reg0" { Text "U:/cpre281/labs/lab12/regfile/regfile.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544050016960 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.bdf 1 1 " "Using design file register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "U:/cpre281/labs/lab12/regfile/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544050017080 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544050017080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register reg4b:my_reg0\|register:inst8 " "Elaborating entity \"register\" for hierarchy \"reg4b:my_reg0\|register:inst8\"" {  } { { "reg4b.bdf" "inst8" { Schematic "U:/cpre281/labs/lab12/regfile/reg4b.bdf" { { 120 1000 1128 248 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544050017096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX reg4b:my_reg0\|register:inst8\|BUSMUX:inst1 " "Elaborating entity \"BUSMUX\" for hierarchy \"reg4b:my_reg0\|register:inst8\|BUSMUX:inst1\"" {  } { { "register.bdf" "inst1" { Schematic "U:/cpre281/labs/lab12/regfile/register.bdf" { { 240 272 384 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544050017143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg4b:my_reg0\|register:inst8\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"reg4b:my_reg0\|register:inst8\|BUSMUX:inst1\"" {  } { { "register.bdf" "" { Schematic "U:/cpre281/labs/lab12/regfile/register.bdf" { { 240 272 384 328 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544050017159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg4b:my_reg0\|register:inst8\|BUSMUX:inst1 " "Instantiated megafunction \"reg4b:my_reg0\|register:inst8\|BUSMUX:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544050017159 ""}  } { { "register.bdf" "" { Schematic "U:/cpre281/labs/lab12/regfile/register.bdf" { { 240 272 384 328 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544050017159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux reg4b:my_reg0\|register:inst8\|BUSMUX:inst1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"reg4b:my_reg0\|register:inst8\|BUSMUX:inst1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544050017190 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "reg4b:my_reg0\|register:inst8\|BUSMUX:inst1\|lpm_mux:\$00000 reg4b:my_reg0\|register:inst8\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"reg4b:my_reg0\|register:inst8\|BUSMUX:inst1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"reg4b:my_reg0\|register:inst8\|BUSMUX:inst1\"" {  } { { "busmux.tdf" "" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "register.bdf" "" { Schematic "U:/cpre281/labs/lab12/regfile/register.bdf" { { 240 272 384 328 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544050017221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "U:/cpre281/labs/lab12/regfile/db/mux_7rc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544050017315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544050017315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc reg4b:my_reg0\|register:inst8\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"reg4b:my_reg0\|register:inst8\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544050017315 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8_4b.v 1 1 " "Using design file mux8_4b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8_4b " "Found entity 1: Mux8_4b" {  } { { "mux8_4b.v" "" { Text "U:/cpre281/labs/lab12/regfile/mux8_4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544050017955 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544050017955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8_4b Mux8_4b:my_muxP0 " "Elaborating entity \"Mux8_4b\" for hierarchy \"Mux8_4b:my_muxP0\"" {  } { { "regfile.v" "my_muxP0" { Text "U:/cpre281/labs/lab12/regfile/regfile.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544050017955 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "S2 mux8_4b.v(7) " "Verilog HDL Always Construct warning at mux8_4b.v(7): variable \"S2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_4b.v" "" { Text "U:/cpre281/labs/lab12/regfile/mux8_4b.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544050017971 "|regfile|Mux8_4b:my_muxP0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "S1 mux8_4b.v(7) " "Verilog HDL Always Construct warning at mux8_4b.v(7): variable \"S1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_4b.v" "" { Text "U:/cpre281/labs/lab12/regfile/mux8_4b.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544050017971 "|regfile|Mux8_4b:my_muxP0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "S0 mux8_4b.v(7) " "Verilog HDL Always Construct warning at mux8_4b.v(7): variable \"S0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_4b.v" "" { Text "U:/cpre281/labs/lab12/regfile/mux8_4b.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1544050017971 "|regfile|Mux8_4b:my_muxP0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1544050019518 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544050019628 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544050022015 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544050022015 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WA2 " "No output dependent on input pin \"WA2\"" {  } { { "regfile.v" "" { Text "U:/cpre281/labs/lab12/regfile/regfile.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544050022878 "|regfile|WA2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1544050022878 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544050022878 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544050022878 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544050022878 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544050022878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "655 " "Peak virtual memory: 655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544050023113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 16:47:03 2018 " "Processing ended: Wed Dec 05 16:47:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544050023113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544050023113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544050023113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544050023113 ""}
