Design Assistant report for bias_card
Fri Apr 07 16:08:25 2006
Version 5.1 Build 213 01/19/2006 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Design Assistant Settings
  4. Critical Violations
  5. High Violations
  6. Medium Violations
  7. Information only Violations
  8. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Fri Apr 07 16:08:25 2006 ;
; Revision Name                     ; bias_card                           ;
; Top-level Entity Name             ; bias_card                           ;
; Family                            ; Stratix                             ;
; Total Critical Violations         ; 1                                   ;
; Total High Violations             ; 253                                 ;
; Total Medium Violations           ; 7                                   ;
; Total Information only Violations ; 116                                 ;
+-----------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Option                                                                                                                                                                                                                                                                    ; Setting      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Design Assistant mode                                                                                                                                                                                                                                                     ; Post-Fitting ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                                                                                                                             ; 25           ;
; Minimum number of node fan-out                                                                                                                                                                                                                                            ; 30           ;
; Maximum number of nodes to report                                                                                                                                                                                                                                         ; 50           ;
; Gated clock should be implemented according to Altera standard scheme                                                                                                                                                                                                     ; On           ;
; Logic cell should not be used to generate inverted clock                                                                                                                                                                                                                  ; On           ;
; Input clock pin should fan out to only one set of clock gating logic                                                                                                                                                                                                      ; On           ;
; Clock signal source should drive only input clock ports                                                                                                                                                                                                                   ; On           ;
; Clock signal should be a global signal (Rule applies during post-fitting analysis. This rule applies during both post-fitting analysis and post-synthesis analysis if the design targets a MAX 3000 or MAX 7000 device. For more information, see the Help for the rule.) ; On           ;
; Clock signal source should not drive registers that are triggered by different clock edges                                                                                                                                                                                ; On           ;
; Combinational logic used as reset signal should be synchronized                                                                                                                                                                                                           ; On           ;
; External reset should be synchronized using two cascaded registers                                                                                                                                                                                                        ; On           ;
; External reset should be correctly synchronized                                                                                                                                                                                                                           ; On           ;
; Reset signal that is generated in one clock domain and used in other, asynchronous clock domains should be correctly synchronized                                                                                                                                         ; On           ;
; Reset signal that is generated in one clock domain and used in other, asynchronous clock domains should be synchronized                                                                                                                                                   ; On           ;
; Nodes with more than specified number of fan-outs                                                                                                                                                                                                                         ; On           ;
; Top nodes with highest fan-out                                                                                                                                                                                                                                            ; On           ;
; Design should not contain combinational loops                                                                                                                                                                                                                             ; On           ;
; Register output should not drive its own control signal directly or through combinational logic                                                                                                                                                                           ; On           ;
; Design should not contain delay chains                                                                                                                                                                                                                                    ; On           ;
; Design should not contain ripple clock structures                                                                                                                                                                                                                         ; On           ;
; Pulses should not be implemented asynchronously                                                                                                                                                                                                                           ; On           ;
; Multiple pulses should not be generated in design                                                                                                                                                                                                                         ; On           ;
; Design should not contain SR latches                                                                                                                                                                                                                                      ; On           ;
; Design should not contain latches                                                                                                                                                                                                                                         ; On           ;
; Combinational logic should not directly drive write enable signal of asynchronous RAM                                                                                                                                                                                     ; On           ;
; Design should not contain asynchronous memory                                                                                                                                                                                                                             ; On           ;
; Output enable and input of same tri-state node should not be driven by same signal source                                                                                                                                                                                 ; On           ;
; Synchronous port and reset port of same register should not be driven by same signal source                                                                                                                                                                               ; On           ;
; Data bits are not synchronized when transferred between asynchronous clock domains                                                                                                                                                                                        ; On           ;
; Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in receiving clock domain                                                                                                                     ; On           ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                                                                                                                                              ; On           ;
; Only one VREF pin should be assigned to HardCopy test pin in an I/O bank (Rule does not apply to all HardCopy and HardCopy Stratix devices. This rule is used to analyze a design only when the rule applies to the design's target HardCopy or HardCopy Stratix device.) ; On           ;
; PLL drives multiple clock network types (Rule does not apply to all HardCopy and HardCopy Stratix devices. This rule is used to analyze a design only when the rule applies to the design's target HardCopy or HardCopy Stratix device.)                                  ; On           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Violations                                                                                                                                 ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Rule name                                                             ; Name                                                                        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Gated clock should be implemented according to Altera standard scheme ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|flux_fb_changed_o~20 ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                 ; Name                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Combinational logic used as reset signal should be synchronized                                           ; rst                                                                                                                                                                                                                                                              ;
; Combinational logic used as reset signal should be synchronized                                           ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|dac_count_rst~2                                                                                                                                                                                         ;
; Combinational logic used as reset signal should be synchronized                                           ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_changed_clr~44                                                                                                                                                                                  ;
; Combinational logic used as reset signal should be synchronized                                           ; sld_signaltap:auto_signaltap_0|reset_all                                                                                                                                                                                                                         ;
; Combinational logic used as reset signal should be synchronized                                           ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                ;
; Combinational logic used as reset signal should be synchronized                                           ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                               ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure1           ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|is_max_write_address_ff                                                                                                                                                        ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure1           ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure1           ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]                                                                                                                                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure2           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                       ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure2           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]                                                                                                                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure2           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable                                                                                                                                                   ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure2           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]                                                                                                                                        ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure2           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena                                                                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure3           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[2]                                                                                                                                        ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure3           ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]                                                                                                                                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure3           ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure4           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]                                                                                                                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure4           ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]                                                                                                                                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure5           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable                                                                                                                                                   ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure5           ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]                                                                                                                                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure5           ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]                                                                                                                                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure6           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                       ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure6           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena                                                                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure6           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[3]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure6           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[2]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure6           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[1]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure6           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[9]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure6           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[8]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure6           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[6]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure6           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[7]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure6           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[12]                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure6           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[5]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure6           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[4]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure6           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[10]                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure6           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[0]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure6           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[11]                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure6           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[13]                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure7           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                       ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure7           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]                                                                                                                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure7           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable                                                                                                                                                   ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure7           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena                                                                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure8           ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_5ld:auto_generated|safe_q[0]                                                                                ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure8           ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure9           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable                                                                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure9           ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]                                                                                                                                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure10          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[1]                                                                                                                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure10          ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]                                                                                                                                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure11          ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]                                                                                                                                                                                                               ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure11          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]                                                                                                                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure11          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable                                                                                                                                                   ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure11          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable                                                                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure11          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[1]                                                                                                                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure11          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq                                                                                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure11          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[2]                                                                                                                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure11          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena                                                                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure12          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure12          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure13          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]                                                                                                                                        ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure13          ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]                                                                                                                                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure13          ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure14          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]                                                                                                                                        ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure14          ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]                                                                                                                                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure14          ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure15          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                       ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure15          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]                                                                                                                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure15          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable                                                                                                                                                   ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure15          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena                                                                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure16          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure16          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure17          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure17          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure18          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure18          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure19          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure19          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure20          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure20          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure21          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure21          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure22          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure22          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure23          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure23          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure24          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure24          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure25          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure25          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure26          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure26          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure27          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure27          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure28          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure28          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure29          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure29          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure30          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure30          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure31          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure31          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure32          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure32          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure33          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure33          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure34          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure34          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure35          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure35          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure36          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure36          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure37          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure37          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure38          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure38          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure39          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure39          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure40          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure40          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure41          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure41          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure42          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure42          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure43          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure43          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure44          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure44          ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]                                                                                                                                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure44          ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure45          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure45          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure46          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure46          ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]                                                                                                                                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure46          ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure47          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure47          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure48          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                       ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure48          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable                                                                                                                                                   ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure48          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable                                                                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure48          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq                                                                                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure49          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                                       ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure49          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable                                                                                                                                                   ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure49          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable                                                                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure49          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq                                                                                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure50          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq                                                                                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure50          ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]                                                                                                                                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure51          ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_5ld:auto_generated|safe_q[1]                                                                                ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure51          ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure52          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[2]                                                                                                                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure52          ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]                                                                                                                                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure53          ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_5ld:auto_generated|safe_q[13]                                                                               ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure53          ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                        ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure54          ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_5ld:auto_generated|safe_q[11]                                                                               ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure54          ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                        ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure55          ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_5ld:auto_generated|safe_q[12]                                                                               ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure55          ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                        ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure56          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure56          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure57          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure57          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure58          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure58          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure59          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure59          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure60          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure60          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure61          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure61          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure62          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure62          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure63          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure63          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure64          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure64          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure65          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure65          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure66          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure66          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure67          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure67          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure68          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure68          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure69          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure69          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure70          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure70          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure71          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure71          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure72          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure72          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure73          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure73          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure74          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure74          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure75          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure75          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure76          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure76          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure77          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure77          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure78          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure78          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure79          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure79          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure80          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure80          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure81          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure81          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure82          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure82          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure83          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure83          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure84          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure84          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure85          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure85          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure86          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure86          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure87          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure87          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure88          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure88          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure89          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure89          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure90          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure90          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure91          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure91          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure92          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure92          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure93          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure93          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure94          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure94          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure95          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure95          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure96          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure96          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure97          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure97          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure98          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure98          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure99          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure99          ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure100         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure100         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure101         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure101         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure102         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure102         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure103         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure103         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure104         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure104         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure105         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure105         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure106         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure106         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure107         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure107         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure108         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure108         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure109         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure109         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure110         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure110         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure111         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure111         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure112         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure112         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure113         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure113         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure114         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure114         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure115         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure115         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure116         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure116         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure117         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure117         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure118         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure118         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure119         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure119         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure120         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure120         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure121         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure121         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure122         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure122         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure123         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure123         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure124         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure124         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure125         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure125         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure126         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure126         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure127         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure127         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure128         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure128         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure129         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure129         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure130         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure130         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure131         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure131         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure132         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure132         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure133         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure133         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure134         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure134         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure135         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure135         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure136         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure136         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure137         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure137         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure138         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure138         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure139         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure139         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure140         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure140         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure141         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure141         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure142         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure142         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure143         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure143         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure144         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure144         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure145         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure145         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure146         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure146         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure147         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]                                                           ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure147         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure148         ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_5ld:auto_generated|safe_q[2]                                                                                ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure148         ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure149         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure149         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure150         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure150         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure151         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure151         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure152         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure152         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure153         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure153         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure154         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure154         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure155         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure155         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure156         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure156         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure157         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure157         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure158         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure158         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure159         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure159         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure160         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure160         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure161         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure161         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure162         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure162         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure163         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure163         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure164         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure164         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure165         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure165         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure166         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure166         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure167         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure167         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure168         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure168         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure169         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure169         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure170         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure170         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure171         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure171         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure172         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure172         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure173         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure173         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure174         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure174         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure175         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure175         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure176         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure176         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure177         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure177         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure178         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure178         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure179         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure179         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure180         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure180         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure181         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure181         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure182         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure182         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure183         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure183         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure184         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure184         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure185         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure185         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure186         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure186         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure187         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure187         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure188         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure188         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure189         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure189         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure190         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure190         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure191         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure191         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure192         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure192         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure193         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure193         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure194         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure194         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure195         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure195         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure196         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure196         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure197         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure197         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure198         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure198         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure199         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure199         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure200         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure200         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure201         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure201         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure202         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure202         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure203         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure203         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure204         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure204         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure205         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure205         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure206         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure206         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure207         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure207         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure208         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure208         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure209         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure209         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure210         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure210         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure211         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure211         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure212         ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_5ld:auto_generated|safe_q[3]                                                                                ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure212         ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure213         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[11]                                                                                                                                                      ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure213         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena                                                                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure213         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[3]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure213         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[2]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure213         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[1]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure213         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[9]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure213         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[8]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure213         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[6]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure213         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[7]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure213         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[12]                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure213         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[5]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure213         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[4]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure213         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[10]                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure213         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[0]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure213         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[11]                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure213         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[13]                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure214         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[20]                                                                                                                                                      ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure214         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena                                                                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure214         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[3]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure214         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[2]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure214         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[1]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure214         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[9]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure214         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[8]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure214         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[6]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure214         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[7]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure214         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[12]                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure214         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[5]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure214         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[4]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure214         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[10]                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure214         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[0]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure214         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[11]                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure214         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[13]                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure215         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[14]                                                                                                                                                      ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure215         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena                                                                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure215         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[3]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure215         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[2]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure215         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[1]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure215         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[9]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure215         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[8]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure215         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[6]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure215         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[7]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure215         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[12]                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure215         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[5]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure215         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[4]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure215         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[10]                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure215         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[0]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure215         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[11]                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure215         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[13]                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure216         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[18]                                                                                                                                                      ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure216         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena                                                                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure216         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[3]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure216         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[2]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure216         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[1]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure216         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[9]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure216         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[8]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure216         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[6]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure216         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[7]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure216         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[12]                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure216         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[5]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure216         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[4]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure216         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[10]                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure216         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[0]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure216         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[11]                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure216         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[13]                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure217         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[12]                                                                                                                                                      ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure217         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena                                                                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure217         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[3]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure217         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[2]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure217         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[1]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure217         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[9]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure217         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[8]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure217         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[6]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure217         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[7]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure217         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[12]                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure217         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[5]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure217         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[4]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure217         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[10]                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure217         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[0]                                          ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure217         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[11]                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure217         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[13]                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure218         ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_5ld:auto_generated|safe_q[6]                                                                                ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure218         ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure219         ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_5ld:auto_generated|safe_q[10]                                                                               ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure219         ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                        ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure220         ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_5ld:auto_generated|safe_q[9]                                                                                ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure220         ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                        ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure221         ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_5ld:auto_generated|safe_q[8]                                                                                ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure221         ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure222         ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_5ld:auto_generated|safe_q[7]                                                                                ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure222         ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure223         ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_5ld:auto_generated|safe_q[4]                                                                                ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure223         ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure224         ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_5ld:auto_generated|safe_q[5]                                                                                ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure224         ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                         ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure225         ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[0]                                                                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure225         ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                        ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure226         ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[1]                                                                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure226         ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                        ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure227         ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[2]                                                                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure227         ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                        ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure228         ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[3]                                                                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure228         ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                        ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure229         ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[4]                                                                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure229         ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                        ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure230         ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[5]                                                                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure230         ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                        ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure231         ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[6]                                                                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure231         ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                        ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure232         ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[7]                                                                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure232         ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                        ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure233         ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[8]                                                                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure233         ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                        ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure234         ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[9]                                                                                                             ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure234         ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                        ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure235         ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[10]                                                                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure235         ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                        ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure236         ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[11]                                                                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure236         ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                                        ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure237         ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[12]                                                                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure237         ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27]                                                                                                        ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure238         ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[13]                                                                                                            ;
; Data bits are not synchronized when transferred between asynchronous clock domains - Structure238         ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28]                                                                                                        ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure1 ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[2]                                                                                                                                        ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure1 ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]                                                                                                                                                                                                                         ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure1 ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]                                                                                                                                                                                                      ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure1 ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure1 ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure2 ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]                                                                                                                                                           ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure2 ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]                                                                                                                                                                                                                         ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure2 ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]                                                                                                                                                                                                      ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure3 ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable                                                                                                                                                   ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure3 ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]                                                                                                                                                                                                                         ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure3 ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]                                                                                                                                                                                                      ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure4 ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable                                                                                                                                                         ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure4 ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]                                                                                                                                                                                                                         ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure4 ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1]                                                                                                                                                                                                      ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure5 ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[1]                                                                                                                                                           ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure5 ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]                                                                                                                                                                                                                         ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure5 ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1]                                                                                                                                                                                                      ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure6 ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]                                                                                                                                        ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure6 ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]                                                                                                                                                                                                                         ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure6 ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]                                                                                                                                                                                                      ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure6 ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure6 ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure7 ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]                                                                                                                                        ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure7 ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]                                                                                                                                                                                                                         ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure7 ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]                                                                                                                                                                                                      ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure7 ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure7 ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure8 ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure8 ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]                                                                                                                                                                                                                         ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure8 ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]                                                                                                                                                                                                      ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure8 ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure8 ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure9 ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure9 ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]                                                                                                                                                                                                                         ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure9 ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]                                                                                                                                                                                                      ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure9 ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
; Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure9 ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                                                          ; Name                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Clock signal source should drive only input clock ports                                                                                                            ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_current_state.next_dac2                                  ;
; Clock signal source should drive only input clock ports                                                                                                            ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter:clk_div_2|count[1]                                       ;
; Clock signal source should drive only input clock ports                                                                                                            ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|flux_fb_changed_o~20                                               ;
; Clock signal source should not drive registers that are triggered by different clock edges                                                                         ; bc_pll:pll0|altpll:altpll_component|_clk0                                                                                 ;
; Clock signal source should not drive registers that are triggered by different clock edges                                                                         ; altera_internal_jtag~TCKUTAP                                                                                              ;
; Reset signal that is generated in one clock domain and used in other, asynchronous clock domains should be synchronized                                            ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]                                                                        ;
; Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in receiving clock domain - Structure1 ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1] ;
; Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in receiving clock domain - Structure1 ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]                                                                                  ;
; Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in receiving clock domain - Structure1 ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[2] ;
; Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in receiving clock domain - Structure1 ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0] ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                                                                     ;
+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule name                                         ; Name                                                                                                                              ; Fan-Out ;
+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state.setup                                               ; 35      ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|tx_ena~28                                                      ; 34      ;
; Nodes with more than specified number of fan-outs ; rst                                                                                                                               ; 948     ;
; Nodes with more than specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter:dac_counter|count[4]                                             ; 103     ;
; Nodes with more than specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|current_state.write                        ; 35      ;
; Nodes with more than specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter:clk_div_2|count[1]                                               ; 106     ;
; Nodes with more than specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|spi_ncs_o~237                              ; 33      ;
; Nodes with more than specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|reduce_or~248                                                            ; 96      ;
; Nodes with more than specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|spi_clk_o~10                               ; 32      ;
; Nodes with more than specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[15]                ; 33      ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.wb_cycle                                                                      ; 317     ;
; Nodes with more than specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|current_state.write                           ; 35      ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|reg:hdr0|reg_o[11]                                                                                                  ; 106     ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|buf_wren~20                                                                                                         ; 33      ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|dispatch_wishbone:wishbone|we_o~16                                                                                  ; 37      ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|pres_state.fetch                                                                                                    ; 44      ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_done_o~712                                                                        ; 33      ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|Equal~62                                                                    ; 33      ;
; Nodes with more than specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_core:ftc|enable_counters                                                             ; 33      ;
; Nodes with more than specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.got_sync                                                      ; 73      ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.idle                                                                 ; 69      ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|empty_o~72                                    ; 33      ;
; Nodes with more than specified number of fan-outs ; ~GND                                                                                                                              ; 48      ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|reg:hdr1|reg_o[20]                                                                                                  ; 173     ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|reg:hdr1|reg_o[21]                                                                                                  ; 142     ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[7]~220                                                                            ; 38      ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[1]~222                                                                            ; 47      ;
; Nodes with more than specified number of fan-outs ; id_thermo:id_thermo0|valid                                                                                                        ; 38      ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[2]~224                                                                            ; 50      ;
; Nodes with more than specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|rd_cmd~635                                                                   ; 38      ;
; Nodes with more than specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|next_state.rd1~141                                                         ; 35      ;
; Nodes with more than specified number of fan-outs ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]                                                           ; 31      ;
; Nodes with more than specified number of fan-outs ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|bias_wren~31                                                               ; 32      ;
; Nodes with more than specified number of fan-outs ; id_thermo:id_thermo0|wb_ps.send_id                                                                                                ; 33      ;
; Nodes with more than specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.reset_hold                                           ; 34      ;
; Nodes with more than specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|fltr_rst_req_data[31]~2171                                                   ; 32      ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|dispatch_wishbone:wishbone|buf_data_o[0]~9293                                                                       ; 63      ;
; Nodes with more than specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_wren~17                                                           ; 32      ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|dispatch_wishbone:wishbone|buf_data_o[0]~9296                                                                       ; 32      ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|dispatch_wishbone:wishbone|buf_data_o[0]~9297                                                                       ; 31      ;
; Nodes with more than specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|sample_delay_wren~53                                                         ; 32      ;
; Nodes with more than specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|feedback_delay_wren~15                                                       ; 32      ;
; Nodes with more than specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data~2074                                                    ; 33      ;
; Nodes with more than specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[13]~2075                                                ; 32      ;
; Nodes with more than specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|sample_num_wren~16                                                           ; 32      ;
; Nodes with more than specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|address_on_delay_wren~16                                                     ; 32      ;
; Nodes with more than specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_wren~12                                                             ; 32      ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|dispatch_wishbone:wishbone|buf_data_o[0]~9740                                                                       ; 31      ;
; Nodes with more than specified number of fan-outs ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_wren~21                                                           ; 32      ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.idle                                                                       ; 46      ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|full_o                                        ; 41      ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.tx_data                                                              ; 52      ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.tx_crc                                                               ; 39      ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc|crc_reg[12]~1365                                                ; 32      ;
; Nodes with more than specified number of fan-outs ; sld_signaltap:auto_signaltap_0|reset_all                                                                                          ; 336     ;
; Nodes with more than specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trigger_setup_ena                                                      ; 210     ;
; Nodes with more than specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sdr~13                                                                                             ; 32      ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|dispatch_wishbone:wishbone|buf_data_o[8]~9333                                                                       ; 43      ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds_receiving                                                         ; 46      ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[14]~1510                                       ; 33      ;
; Nodes with more than specified number of fan-outs ; dispatch:cmd0|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc|crc_reg[13]~1057                                          ; 32      ;
; Nodes with more than specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal~83          ; 32      ;
; Nodes with more than specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena ; 35      ;
; Nodes with more than specified number of fan-outs ; bc_pll:pll0|altpll:altpll_component|_clk0                                                                                         ; 1145    ;
; Nodes with more than specified number of fan-outs ; bc_pll:pll0|altpll:altpll_component|_clk1                                                                                         ; 63      ;
; Nodes with more than specified number of fan-outs ; altera_internal_jtag~TCKUTAP                                                                                                      ; 371     ;
; Top nodes with highest fan-out                    ; bc_pll:pll0|altpll:altpll_component|_clk0                                                                                         ; 1145    ;
; Top nodes with highest fan-out                    ; rst                                                                                                                               ; 948     ;
; Top nodes with highest fan-out                    ; altera_internal_jtag~TCKUTAP                                                                                                      ; 371     ;
; Top nodes with highest fan-out                    ; sld_signaltap:auto_signaltap_0|reset_all                                                                                          ; 336     ;
; Top nodes with highest fan-out                    ; dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.wb_cycle                                                                      ; 317     ;
; Top nodes with highest fan-out                    ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trigger_setup_ena                                                      ; 210     ;
; Top nodes with highest fan-out                    ; dispatch:cmd0|reg:hdr1|reg_o[20]                                                                                                  ; 173     ;
; Top nodes with highest fan-out                    ; dispatch:cmd0|reg:hdr1|reg_o[21]                                                                                                  ; 142     ;
; Top nodes with highest fan-out                    ; dispatch:cmd0|reg:hdr0|reg_o[11]                                                                                                  ; 106     ;
; Top nodes with highest fan-out                    ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter:clk_div_2|count[1]                                               ; 106     ;
; Top nodes with highest fan-out                    ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter:dac_counter|count[4]                                             ; 103     ;
; Top nodes with highest fan-out                    ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|reduce_or~248                                                            ; 96      ;
; Top nodes with highest fan-out                    ; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.got_sync                                                      ; 73      ;
; Top nodes with highest fan-out                    ; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.idle                                                                 ; 69      ;
; Top nodes with highest fan-out                    ; bc_pll:pll0|altpll:altpll_component|_clk1                                                                                         ; 63      ;
; Top nodes with highest fan-out                    ; dispatch:cmd0|dispatch_wishbone:wishbone|buf_data_o[0]~9293                                                                       ; 63      ;
; Top nodes with highest fan-out                    ; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.tx_data                                                              ; 52      ;
; Top nodes with highest fan-out                    ; dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[2]~224                                                                            ; 50      ;
; Top nodes with highest fan-out                    ; ~GND                                                                                                                              ; 48      ;
; Top nodes with highest fan-out                    ; dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[1]~222                                                                            ; 47      ;
; Top nodes with highest fan-out                    ; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.idle                                                                       ; 46      ;
; Top nodes with highest fan-out                    ; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds_receiving                                                         ; 46      ;
; Top nodes with highest fan-out                    ; dispatch:cmd0|pres_state.fetch                                                                                                    ; 44      ;
; Top nodes with highest fan-out                    ; dispatch:cmd0|dispatch_wishbone:wishbone|buf_data_o[8]~9333                                                                       ; 43      ;
; Top nodes with highest fan-out                    ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|full_o                                        ; 41      ;
; Top nodes with highest fan-out                    ; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.tx_crc                                                               ; 39      ;
; Top nodes with highest fan-out                    ; dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[7]~220                                                                            ; 38      ;
; Top nodes with highest fan-out                    ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|rd_cmd~635                                                                   ; 38      ;
; Top nodes with highest fan-out                    ; id_thermo:id_thermo0|valid                                                                                                        ; 38      ;
; Top nodes with highest fan-out                    ; dispatch:cmd0|dispatch_wishbone:wishbone|we_o~16                                                                                  ; 37      ;
; Top nodes with highest fan-out                    ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|current_state.write                        ; 35      ;
; Top nodes with highest fan-out                    ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|next_state.rd1~141                                                         ; 35      ;
; Top nodes with highest fan-out                    ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena ; 35      ;
; Top nodes with highest fan-out                    ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state.setup                                               ; 35      ;
; Top nodes with highest fan-out                    ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|current_state.write                           ; 35      ;
; Top nodes with highest fan-out                    ; frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state.reset_hold                                           ; 34      ;
; Top nodes with highest fan-out                    ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|tx_ena~28                                                      ; 34      ;
; Top nodes with highest fan-out                    ; dispatch:cmd0|buf_wren~20                                                                                                         ; 33      ;
; Top nodes with highest fan-out                    ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|spi_ncs_o~237                              ; 33      ;
; Top nodes with highest fan-out                    ; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[14]~1510                                       ; 33      ;
; Top nodes with highest fan-out                    ; dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_done_o~712                                                                        ; 33      ;
; Top nodes with highest fan-out                    ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data~2074                                                    ; 33      ;
; Top nodes with highest fan-out                    ; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|empty_o~72                                    ; 33      ;
; Top nodes with highest fan-out                    ; frame_timing:frame_timing_slave|frame_timing_core:ftc|enable_counters                                                             ; 33      ;
; Top nodes with highest fan-out                    ; id_thermo:id_thermo0|wb_ps.send_id                                                                                                ; 33      ;
; Top nodes with highest fan-out                    ; dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|Equal~62                                                                    ; 33      ;
; Top nodes with highest fan-out                    ; bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[15]                ; 33      ;
; Top nodes with highest fan-out                    ; dispatch:cmd0|dispatch_wishbone:wishbone|buf_data_o[0]~9296                                                                       ; 32      ;
; Top nodes with highest fan-out                    ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_wren~17                                                           ; 32      ;
; Top nodes with highest fan-out                    ; frame_timing:frame_timing_slave|frame_timing_wbs:wbi|fltr_rst_req_data[31]~2171                                                   ; 32      ;
+---------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus II Design Assistant
    Info: Version 5.1 Build 213 01/19/2006 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Apr 07 16:08:19 2006
Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off bias_card -c bias_card
Critical Warning: Design Assistant warning: Gated clock should be implemented according to Altera standard scheme. Found 1 node(s) related to this rule.
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|flux_fb_changed_o~20"
Critical Warning: Design Assistant warning: Combinational logic used as reset signal should be synchronized. Found 6 node(s) related to this rule.
    Critical Warning: Node  "rst"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|dac_count_rst~2"
    Critical Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_changed_clr~44"
    Critical Warning: Node  "sld_signaltap:auto_signaltap_0|reset_all"
    Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena"
    Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset"
Critical Warning: Design Assistant warning: Data bits are not synchronized when transferred between asynchronous clock domains. Found 238 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning: Structure 1 contains 3 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|is_max_write_address_ff"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]"
    Critical Warning: Structure 2 contains 5 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[6]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena"
    Critical Warning: Structure 3 contains 3 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[2]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
    Critical Warning: Structure 4 contains 2 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]"
    Critical Warning: Structure 5 contains 3 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]"
    Critical Warning: Structure 6 contains 16 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[7]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[3]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[2]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[1]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[9]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[8]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[6]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[7]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[12]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[5]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[4]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[10]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[0]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[11]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4nb:auto_generated|safe_q[13]"
    Critical Warning: Structure 7 contains 4 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena"
    Critical Warning: Structure 8 contains 2 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_5ld:auto_generated|safe_q[0]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]"
    Critical Warning: Structure 9 contains 2 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]"
    Critical Warning: Structure 10 contains 2 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[1]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]"
    Critical Warning: Structure 11 contains 8 node(s)
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[1]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[2]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena"
    Critical Warning: Structure 12 contains 2 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff"
    Critical Warning: Structure 13 contains 3 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
    Critical Warning: Structure 14 contains 3 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
    Critical Warning: Structure 15 contains 4 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena"
    Critical Warning: Structure 16 contains 2 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff"
    Critical Warning: Structure 17 contains 2 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff"
    Critical Warning: Structure 18 contains 2 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff"
    Critical Warning: Structure 19 contains 2 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff"
    Critical Warning: Structure 20 contains 2 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff"
    Critical Warning: Structure 21 contains 2 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff"
    Critical Warning: Structure 22 contains 2 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff"
    Critical Warning: Structure 23 contains 2 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff"
    Critical Warning: Structure 24 contains 2 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff"
    Critical Warning: Structure 25 contains 2 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff"
    Critical Warning: Structure 26 contains 2 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff"
    Critical Warning: Structure 27 contains 2 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff"
    Critical Warning: Structure 28 contains 2 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff"
    Critical Warning: Structure 29 contains 2 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff"
    Critical Warning: Structure 30 contains 2 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]"
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff"
    Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Critical Warning: Design Assistant warning: Data bits are not correctly synchronized when transferred between asynchronous clock domains. Found 9 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning: Structure 1 contains 5 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[2]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 2 contains 3 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]"
    Critical Warning: Structure 3 contains 3 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]"
    Critical Warning: Structure 4 contains 3 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1]"
    Critical Warning: Structure 5 contains 3 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[1]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1]"
    Critical Warning: Structure 6 contains 5 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 7 contains 5 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 8 contains 5 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 9 contains 5 node(s)
        Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
        Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
Warning: Design Assistant warning: Clock signal source should drive only input clock ports. Found 3 nodes related to this rule.
    Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_current_state.next_dac2"
    Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter:clk_div_2|count[1]"
    Warning: Node  "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|flux_fb_changed_o~20"
Warning: Design Assistant warning: Clock signal source should not drive registers that are triggered by different clock edges. Found 2 node(s) related to this rule.
    Warning: Node  "bc_pll:pll0|altpll:altpll_component|_clk0"
    Warning: Node  "altera_internal_jtag~TCKUTAP"
Warning: Design Assistant warning: Reset signal that is generated in one clock domain and used in other, asynchronous clock domains should be synchronized. Found 1 node(s) related to this rule.
    Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]"
Warning: Design Assistant warning: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in receiving clock domain. Found 1 asynchronous clock domain interface structure(s) related to this rule.
    Warning: Structure 1 contains 4 node(s)
        Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]"
        Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]"
        Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[2]"
        Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]"
Info: Design Assistant information: Nodes with more than specified number of fan-outs. Found 66 node(s) with highest fan-out.
    Info: Node "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state.setup" has 35 fan-out(s)
    Info: Node "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|tx_ena~28" has 34 fan-out(s)
    Info: Node "rst" has 948 fan-out(s)
    Info: Node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter:dac_counter|count[4]" has 103 fan-out(s)
    Info: Node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|current_state.write" has 35 fan-out(s)
    Info: Node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter:clk_div_2|count[1]" has 106 fan-out(s)
    Info: Node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|spi_ncs_o~237" has 33 fan-out(s)
    Info: Node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|reduce_or~248" has 96 fan-out(s)
    Info: Node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|spi_clk_o~10" has 32 fan-out(s)
    Info: Node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[15]" has 33 fan-out(s)
    Info: Node "dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.wb_cycle" has 317 fan-out(s)
    Info: Node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|current_state.write" has 35 fan-out(s)
    Info: Node "dispatch:cmd0|reg:hdr0|reg_o[11]" has 106 fan-out(s)
    Info: Node "dispatch:cmd0|buf_wren~20" has 33 fan-out(s)
    Info: Node "dispatch:cmd0|dispatch_wishbone:wishbone|we_o~16" has 37 fan-out(s)
    Info: Node "dispatch:cmd0|pres_state.fetch" has 44 fan-out(s)
    Info: Node "dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_done_o~712" has 33 fan-out(s)
    Info: Node "dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|Equal~62" has 33 fan-out(s)
    Info: Node "frame_timing:frame_timing_slave|frame_timing_core:ftc|enable_counters" has 33 fan-out(s)
    Info: Node "frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.got_sync" has 73 fan-out(s)
    Info: Node "dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.idle" has 69 fan-out(s)
    Info: Node "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|empty_o~72" has 33 fan-out(s)
    Info: Node "~GND" has 48 fan-out(s)
    Info: Node "dispatch:cmd0|reg:hdr1|reg_o[20]" has 173 fan-out(s)
    Info: Node "dispatch:cmd0|reg:hdr1|reg_o[21]" has 142 fan-out(s)
    Info: Node "dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[7]~220" has 38 fan-out(s)
    Info: Node "dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[1]~222" has 47 fan-out(s)
    Info: Node "id_thermo:id_thermo0|valid" has 38 fan-out(s)
    Info: Node "dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[2]~224" has 50 fan-out(s)
    Info: Node "frame_timing:frame_timing_slave|frame_timing_wbs:wbi|rd_cmd~635" has 38 fan-out(s)
    Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info: Design Assistant information: Top nodes with highest fan-out. Found 50 node(s) with highest fan-out.
    Info: Node "bc_pll:pll0|altpll:altpll_component|_clk0" has 1145 fan-out(s)
    Info: Node "rst" has 948 fan-out(s)
    Info: Node "altera_internal_jtag~TCKUTAP" has 371 fan-out(s)
    Info: Node "sld_signaltap:auto_signaltap_0|reset_all" has 336 fan-out(s)
    Info: Node "dispatch:cmd0|dispatch_wishbone:wishbone|pres_state.wb_cycle" has 317 fan-out(s)
    Info: Node "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trigger_setup_ena" has 210 fan-out(s)
    Info: Node "dispatch:cmd0|reg:hdr1|reg_o[20]" has 173 fan-out(s)
    Info: Node "dispatch:cmd0|reg:hdr1|reg_o[21]" has 142 fan-out(s)
    Info: Node "dispatch:cmd0|reg:hdr0|reg_o[11]" has 106 fan-out(s)
    Info: Node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter:clk_div_2|count[1]" has 106 fan-out(s)
    Info: Node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter:dac_counter|count[4]" has 103 fan-out(s)
    Info: Node "bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|reduce_or~248" has 96 fan-out(s)
    Info: Node "frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state.got_sync" has 73 fan-out(s)
    Info: Node "dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.idle" has 69 fan-out(s)
    Info: Node "bc_pll:pll0|altpll:altpll_component|_clk1" has 63 fan-out(s)
    Info: Node "dispatch:cmd0|dispatch_wishbone:wishbone|buf_data_o[0]~9293" has 63 fan-out(s)
    Info: Node "dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.tx_data" has 52 fan-out(s)
    Info: Node "dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[2]~224" has 50 fan-out(s)
    Info: Node "~GND" has 48 fan-out(s)
    Info: Node "dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[1]~222" has 47 fan-out(s)
    Info: Node "dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state.idle" has 46 fan-out(s)
    Info: Node "dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds_receiving" has 46 fan-out(s)
    Info: Node "dispatch:cmd0|pres_state.fetch" has 44 fan-out(s)
    Info: Node "dispatch:cmd0|dispatch_wishbone:wishbone|buf_data_o[8]~9333" has 43 fan-out(s)
    Info: Node "dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|full_o" has 41 fan-out(s)
    Info: Node "dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state.tx_crc" has 39 fan-out(s)
    Info: Node "dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[7]~220" has 38 fan-out(s)
    Info: Node "frame_timing:frame_timing_slave|frame_timing_wbs:wbi|rd_cmd~635" has 38 fan-out(s)
    Info: Node "id_thermo:id_thermo0|valid" has 38 fan-out(s)
    Info: Node "dispatch:cmd0|dispatch_wishbone:wishbone|we_o~16" has 37 fan-out(s)
    Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info: Design Assistant information: finished post-fitting analysis of current design -- generated 116 information messages and 261 warning messages
Info: Quartus II Design Assistant was successful. 0 errors, 194 warnings
    Info: Processing ended: Fri Apr 07 16:08:25 2006
    Info: Elapsed time: 00:00:07


