Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 0697f38dd9c343d69860351fbe5a97fb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Floating_Point_RGBtoHSV_testbench_behav xil_defaultlib.Floating_Point_RGBtoHSV_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_RGBtoHSV.v" Line 7. Module Floating_Point_RGBtoHSV doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/MinMax.v" Line 1. Module MinMax doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_Sub.v" Line 1. Module Floating_Point_Sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_Sub.v" Line 1. Module Floating_Point_Sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_Sub.v" Line 1. Module Floating_Point_Sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_Sub.v" Line 1. Module Floating_Point_Sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_Sub.v" Line 1. Module Floating_Point_Sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_Sub.v" Line 1. Module Floating_Point_Sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_Sub.v" Line 1. Module Floating_Point_Sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_Mul.v" Line 1. Module Floating_Point_Mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_Mul.v" Line 21. Module Normalize doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_Mul.v" Line 1. Module Floating_Point_Mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_Mul.v" Line 21. Module Normalize doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_Mul.v" Line 1. Module Floating_Point_Mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_Mul.v" Line 21. Module Normalize doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_Div.v" Line 1. Module Floating_Point_Div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_Div.v" Line 1. Module Floating_Point_Div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_Div.v" Line 1. Module Floating_Point_Div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_Add.v" Line 1. Module Floating_Point_Add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_Add.v" Line 1. Module Floating_Point_Add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_Add.v" Line 1. Module Floating_Point_Add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_Div.v" Line 1. Module Floating_Point_Div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_Mul.v" Line 1. Module Floating_Point_Mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_Mul.v" Line 21. Module Normalize doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_Div.v" Line 1. Module Floating_Point_Div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_Mul.v" Line 1. Module Floating_Point_Mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_Mul.v" Line 21. Module Normalize doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Floating_Point_Sub
Compiling module xil_defaultlib.MinMax
Compiling module xil_defaultlib.Normalize
Compiling module xil_defaultlib.Floating_Point_Mul
Compiling module xil_defaultlib.Floating_Point_Div
Compiling module xil_defaultlib.Floating_Point_Add
Compiling module xil_defaultlib.Floating_Point_RGBtoHSV
Compiling module xil_defaultlib.Floating_Point_RGBtoHSV_testbenc...
WARNING: [XSIM 43-3373] "/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/Floating_Point_RGBtoHSV_testbench.v" Line 16. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot Floating_Point_RGBtoHSV_testbench_behav
