Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 11:14:52 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_63_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 Delay1No25_instance/Y_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 1.033ns (31.619%)  route 2.234ns (68.381%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 5.675 - 4.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.258ns (routing 0.170ns, distribution 1.088ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.155ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=13817, routed)       1.258     2.209    Delay1No25_instance/clk_IBUF_BUFG
    SLICE_X149Y450       FDCE                                         r  Delay1No25_instance/Y_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y450       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.288 r  Delay1No25_instance/Y_reg[27]/Q
                         net (fo=7, routed)           0.804     3.092    Delay1No24_instance/Y_reg[33]_0[27]
    SLICE_X122Y462       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     3.143 r  Delay1No24_instance/geqOp_carry__0_i_11__1/O
                         net (fo=1, routed)           0.022     3.165    Sum1_2_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[5]
    SLICE_X122Y462       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.324 r  Sum1_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.350    Sum1_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X122Y463       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.402 r  Sum1_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.233     3.635    Delay1No25_instance/CO[0]
    SLICE_X121Y464       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.110     3.745 f  Delay1No25_instance/shiftedFracY_d1[12]_i_4__1/O
                         net (fo=3, routed)           0.245     3.990    Delay1No24_instance/Y_reg[23]_0[0]
    SLICE_X121Y466       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     4.115 f  Delay1No24_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.071     4.186    Delay1No24_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X121Y466       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     4.335 r  Delay1No24_instance/shiftedFracY_d1[45]_i_4__1/O
                         net (fo=31, routed)          0.417     4.752    Delay1No25_instance/Y_reg[23]_0
    SLICE_X118Y460       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     4.900 r  Delay1No25_instance/shiftedFracY_d1[8]_i_3__1/O
                         net (fo=4, routed)           0.110     5.010    Delay1No25_instance/shiftedFracY_d1_reg[38][3]
    SLICE_X118Y461       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     5.133 r  Delay1No25_instance/shiftedFracY_d1[4]_i_1__1/O
                         net (fo=2, routed)           0.234     5.367    Delay1No24_instance/Y_reg[26]_0[0]
    SLICE_X118Y465       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     5.404 r  Delay1No24_instance/shiftedFracY_d1[20]_i_1__1/O
                         net (fo=1, routed)           0.072     5.476    Sum1_2_impl_instance/FPAddSubOp_instance/shiftedFracY[9]
    SLICE_X118Y465       FDRE                                         r  Sum1_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=13817, routed)       1.015     5.675    Sum1_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X118Y465       FDRE                                         r  Sum1_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
                         clock pessimism              0.362     6.036    
                         clock uncertainty           -0.035     6.001    
    SLICE_X118Y465       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.026    Sum1_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]
  -------------------------------------------------------------------
                         required time                          6.026    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                  0.550    




