Analysis & Synthesis report for Top
Thu Dec 31 13:25:08 2020
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "mux_2to1:MUX_EXE1"
 10. Port Connectivity Checks: "mux_2to1_35bits:MUX_ID6"
 11. Port Connectivity Checks: "registerFile:regFile"
 12. Port Connectivity Checks: "mux_2to1_5bits:MUX_ID1"
 13. Port Connectivity Checks: "Adder:PC_Adder"
 14. Port Connectivity Checks: "mux_2to1:PC_MUX"
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages
 17. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 31 13:25:08 2020      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; Top                                        ;
; Top-level Entity Name              ; Top                                        ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 0                                          ;
;     Total combinational functions  ; 0                                          ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 32                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; Top                ; Top                ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                         ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------+
; Top.v                            ; yes             ; User Verilog HDL File        ; D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v                   ;         ;
; mux_3to1.v                       ; yes             ; User Verilog HDL File        ; D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_3to1.v              ;         ;
; PC.v                             ; yes             ; User Verilog HDL File        ; D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/PC.v                    ;         ;
; shift_left_32bits.v              ; yes             ; User Verilog HDL File        ; D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/shift_left_32bits.v     ;         ;
; mux_4to1.v                       ; yes             ; User Verilog HDL File        ; D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_4to1.v              ;         ;
; sign_extend.v                    ; yes             ; User Verilog HDL File        ; D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/sign_extend.v           ;         ;
; zero_extend.v                    ; yes             ; User Verilog HDL File        ; D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/zero_extend.v           ;         ;
; control_unit.v                   ; yes             ; User Verilog HDL File        ; D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v          ;         ;
; IF_ID.v                          ; yes             ; User Verilog HDL File        ; D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/IF_ID.v                 ;         ;
; ID_EXE.v                         ; yes             ; User Verilog HDL File        ; D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ID_EXE.v                ;         ;
; Forwarding_unit.v                ; yes             ; User Verilog HDL File        ; D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Forwarding_unit.v       ;         ;
; mux_2to1_35bits.v                ; yes             ; User Verilog HDL File        ; D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_2to1_35bits.v       ;         ;
; EXE_MEM.v                        ; yes             ; User Verilog HDL File        ; D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/EXE_MEM.v               ;         ;
; MEM_WB.v                         ; yes             ; User Verilog HDL File        ; D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/MEM_WB.v                ;         ;
; Hazard_detection_unit.v          ; yes             ; User Verilog HDL File        ; D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Hazard_detection_unit.v ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File        ; D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v                   ;         ;
; mux_2to1_64bits.v                ; yes             ; User Verilog HDL File        ; D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_2to1_64bits.v       ;         ;
; DataMemory.v                     ; yes             ; User Verilog HDL File        ; D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/DataMemory.v            ;         ;
; mux_2to1_5bits.v                 ; yes             ; User Verilog HDL File        ; D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_2to1_5bits.v        ;         ;
; clock.v                          ; yes             ; User Verilog HDL File        ; D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/clock.v                 ;         ;
; instructionMemory.v              ; yes             ; User Verilog HDL File        ; D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/instructionMemory.v     ;         ;
; mux_2to1.v                       ; yes             ; Auto-Found Verilog HDL File  ; D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_2to1.v              ;         ;
; adder.v                          ; yes             ; Auto-Found Verilog HDL File  ; D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/adder.v                 ;         ;
; shift_left_26bits.v              ; yes             ; Auto-Found Verilog HDL File  ; D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/shift_left_26bits.v     ;         ;
; registerfile.v                   ; yes             ; Auto-Found Verilog HDL File  ; D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/registerfile.v          ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 32               ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; PC_VALUE[0]      ;
; Maximum fan-out          ; 1                ;
; Total fan-out            ; 32               ;
; Average fan-out          ; 0.50             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                     ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; |Top                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 32   ; 0            ; |Top                ;              ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2to1:MUX_EXE1"                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2to1_35bits:MUX_ID6"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b    ; Input  ; Info     ; Stuck at GND                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile:regFile"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; FP   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2to1_5bits:MUX_ID1"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "Adder:PC_Adder" ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; b[31..3] ; Input ; Info     ; Stuck at GND ;
; b[1..0]  ; Input ; Info     ; Stuck at GND ;
; b[2]     ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+---------------------------------------------+
; Port Connectivity Checks: "mux_2to1:PC_MUX" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; sel  ; Input ; Info     ; Stuck at GND      ;
+------+-------+----------+-------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Thu Dec 31 13:25:04 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Top -c Top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: Top
Info (12021): Found 2 design units, including 2 entities, in source file mux_3to1.v
    Info (12023): Found entity 1: mux_3to1
    Info (12023): Found entity 2: testbench_mux_3to1
Info (12021): Found 2 design units, including 2 entities, in source file pc.v
    Info (12023): Found entity 1: PC
    Info (12023): Found entity 2: testbench_PC
Warning (12019): Can't analyze file -- file shift_lift_26bits.v is missing
Info (12021): Found 2 design units, including 2 entities, in source file shift_left_32bits.v
    Info (12023): Found entity 1: shift_left_32bits
    Info (12023): Found entity 2: testbench_shift_left_32bits
Info (12021): Found 2 design units, including 2 entities, in source file mux_4to1.v
    Info (12023): Found entity 1: mux_4to1
    Info (12023): Found entity 2: testbench_mux_4to1
Info (12021): Found 2 design units, including 2 entities, in source file sign_extend.v
    Info (12023): Found entity 1: sign_extend
    Info (12023): Found entity 2: testbench_sign_extend
Info (12021): Found 2 design units, including 2 entities, in source file zero_extend.v
    Info (12023): Found entity 1: zero_extend
    Info (12023): Found entity 2: testbench_zero_extend
Warning (12019): Can't analyze file -- file test.v is missing
Info (12021): Found 2 design units, including 2 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit
    Info (12023): Found entity 2: testbench_control_unit
Warning (12019): Can't analyze file -- file popo.v is missing
Warning (12019): Can't analyze file -- file Register_file.v is missing
Warning (12019): Can't analyze file -- file RegisterFile_testbench.v is missing
Info (12021): Found 2 design units, including 2 entities, in source file if_id.v
    Info (12023): Found entity 1: IF_ID
    Info (12023): Found entity 2: testbench_IF_ID
Info (12021): Found 1 design units, including 1 entities, in source file id_exe.v
    Info (12023): Found entity 1: ID_EXE
Info (12021): Found 2 design units, including 2 entities, in source file forwarding_unit.v
    Info (12023): Found entity 1: Forwarding_unit
    Info (12023): Found entity 2: testbench_Forwarding_unit
Info (12021): Found 1 design units, including 1 entities, in source file mux_2to1_35bits.v
    Info (12023): Found entity 1: mux_2to1_35bits
Info (12021): Found 1 design units, including 1 entities, in source file exe_mem.v
    Info (12023): Found entity 1: EXE_MEM
Info (12021): Found 1 design units, including 1 entities, in source file mem_wb.v
    Info (12023): Found entity 1: MEM_WB
Info (12021): Found 1 design units, including 1 entities, in source file hazard_detection_unit.v
    Info (12023): Found entity 1: Hazard_Detection_Unit
Warning (12019): Can't analyze file -- file insMem.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file mux_2to1_64bits.v
    Info (12023): Found entity 1: mux_2to1_64bits
Warning (10229): Verilog HDL Expression warning at DataMemory.v(137): truncated literal to match 32 bits
Info (12021): Found 2 design units, including 2 entities, in source file datamemory.v
    Info (12023): Found entity 1: DataMemory
    Info (12023): Found entity 2: testbench_memory
Warning (12019): Can't analyze file -- file testbenches/test1.v is missing
Warning (12019): Can't analyze file -- file testbenches/test2.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file mux_2to1_5bits.v
    Info (12023): Found entity 1: mux_2to1_5bits
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/my_test.v
    Info (12023): Found entity 1: my_test
Info (12021): Found 2 design units, including 2 entities, in source file clock.v
    Info (12023): Found entity 1: clock
    Info (12023): Found entity 2: testbench_clock
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.v
    Info (12023): Found entity 1: instructionMemory
Warning (12019): Can't analyze file -- file testbenches/test3.v is missing
Warning (12019): Can't analyze file -- file testbenches/test4.v is missing
Warning (12019): Can't analyze file -- file testbenches/test5.v is missing
Warning (12019): Can't analyze file -- file testbenches/test6.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file buffer_n.v
    Info (12023): Found entity 1: Buffer_n
Warning (10236): Verilog HDL Implicit Net warning at Top.v(288): created implicit net for "FP_out"
Info (12127): Elaborating entity "Top" for the top level hierarchy
Info (12128): Elaborating entity "clock" for hierarchy "clock:TOP_Clock"
Warning (10755): Verilog HDL warning at clock.v(9): assignments to clk create a combinational loop
Warning (12125): Using design file mux_2to1.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: mux_2to1
    Info (12023): Found entity 2: testbench_mux_2to1
Info (12128): Elaborating entity "mux_2to1" for hierarchy "mux_2to1:PC_MUX"
Info (12128): Elaborating entity "PC" for hierarchy "PC:top_PC"
Warning (12125): Using design file adder.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: Adder
    Info (12023): Found entity 2: testbench_Adder
Info (12128): Elaborating entity "Adder" for hierarchy "Adder:PC_Adder"
Info (12128): Elaborating entity "instructionMemory" for hierarchy "instructionMemory:top_Instruction_memory"
Info (12128): Elaborating entity "IF_ID" for hierarchy "IF_ID:Top_IF_ID"
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:Top_control_unit"
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(41): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(462): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(40): inferring latch(es) for variable "float_control_read", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(40): inferring latch(es) for variable "HILO_read_control", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(40): inferring latch(es) for variable "IF_Flush", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(40): inferring latch(es) for variable "ID_Flush", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(40): inferring latch(es) for variable "Store_Byte_control", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(40): inferring latch(es) for variable "Store_FP", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(40): inferring latch(es) for variable "control_signal", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "control_signal[0]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[1]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[2]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[3]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[4]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[5]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[6]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[7]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[8]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[9]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[10]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[11]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[12]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[13]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[14]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[15]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[16]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[17]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[18]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[19]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[20]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[21]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[22]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[23]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[24]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[25]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[26]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[27]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[28]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[29]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[30]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[31]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[32]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[33]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[34]" at control_unit.v(40)
Info (10041): Inferred latch for "control_signal[35]" at control_unit.v(40)
Info (10041): Inferred latch for "Store_FP" at control_unit.v(40)
Info (10041): Inferred latch for "Store_Byte_control" at control_unit.v(40)
Info (10041): Inferred latch for "ID_Flush" at control_unit.v(40)
Info (10041): Inferred latch for "IF_Flush" at control_unit.v(40)
Info (10041): Inferred latch for "HILO_read_control[0]" at control_unit.v(40)
Info (10041): Inferred latch for "HILO_read_control[1]" at control_unit.v(40)
Info (10041): Inferred latch for "float_control_read" at control_unit.v(40)
Warning (12125): Using design file shift_left_26bits.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: shift_left_26bits
    Info (12023): Found entity 2: testbench_shift_left_26bits
Info (12128): Elaborating entity "shift_left_26bits" for hierarchy "shift_left_26bits:Top_shift_left26"
Info (12128): Elaborating entity "mux_2to1_5bits" for hierarchy "mux_2to1_5bits:MUX_ID1"
Info (12128): Elaborating entity "sign_extend" for hierarchy "sign_extend:Top_sign_extend"
Info (12128): Elaborating entity "zero_extend" for hierarchy "zero_extend:Top_zero_extend"
Warning (12125): Using design file registerfile.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: registerFile
    Info (12023): Found entity 2: testbench_RegisterFile
Info (12128): Elaborating entity "registerFile" for hierarchy "registerFile:regFile"
Warning (10240): Verilog HDL Always Construct warning at registerfile.v(317): inferring latch(es) for variable "Rs_data_ID", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at registerfile.v(317): inferring latch(es) for variable "Rt_MSG", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at registerfile.v(317): inferring latch(es) for variable "Rt_data_ID", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at registerfile.v(317): inferring latch(es) for variable "HI", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at registerfile.v(317): inferring latch(es) for variable "LO", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at registerfile.v(317): inferring latch(es) for variable "Rs_MSG", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Rs_MSG[0]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[1]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[2]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[3]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[4]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[5]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[6]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[7]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[8]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[9]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[10]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[11]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[12]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[13]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[14]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[15]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[16]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[17]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[18]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[19]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[20]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[21]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[22]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[23]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[24]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[25]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[26]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[27]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[28]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[29]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[30]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_MSG[31]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[0]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[1]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[2]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[3]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[4]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[5]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[6]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[7]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[8]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[9]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[10]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[11]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[12]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[13]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[14]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[15]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[16]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[17]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[18]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[19]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[20]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[21]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[22]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[23]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[24]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[25]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[26]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[27]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[28]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[29]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[30]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_data_ID[31]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[0]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[1]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[2]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[3]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[4]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[5]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[6]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[7]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[8]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[9]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[10]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[11]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[12]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[13]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[14]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[15]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[16]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[17]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[18]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[19]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[20]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[21]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[22]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[23]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[24]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[25]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[26]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[27]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[28]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[29]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[30]" at registerfile.v(317)
Info (10041): Inferred latch for "Rt_MSG[31]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[0]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[1]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[2]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[3]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[4]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[5]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[6]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[7]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[8]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[9]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[10]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[11]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[12]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[13]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[14]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[15]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[16]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[17]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[18]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[19]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[20]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[21]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[22]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[23]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[24]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[25]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[26]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[27]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[28]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[29]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[30]" at registerfile.v(317)
Info (10041): Inferred latch for "Rs_data_ID[31]" at registerfile.v(317)
Info (10041): Inferred latch for "LO[0]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[1]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[2]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[3]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[4]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[5]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[6]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[7]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[8]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[9]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[10]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[11]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[12]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[13]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[14]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[15]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[16]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[17]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[18]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[19]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[20]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[21]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[22]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[23]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[24]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[25]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[26]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[27]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[28]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[29]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[30]" at registerfile.v(442)
Info (10041): Inferred latch for "LO[31]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[0]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[1]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[2]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[3]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[4]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[5]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[6]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[7]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[8]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[9]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[10]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[11]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[12]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[13]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[14]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[15]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[16]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[17]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[18]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[19]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[20]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[21]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[22]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[23]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[24]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[25]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[26]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[27]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[28]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[29]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[30]" at registerfile.v(442)
Info (10041): Inferred latch for "HI[31]" at registerfile.v(442)
Info (12128): Elaborating entity "mux_3to1" for hierarchy "mux_3to1:MUX_ID5"
Info (12128): Elaborating entity "Hazard_Detection_Unit" for hierarchy "Hazard_Detection_Unit:Top_hazard_Detection_unit"
Info (12128): Elaborating entity "mux_2to1_35bits" for hierarchy "mux_2to1_35bits:MUX_ID6"
Info (12128): Elaborating entity "ID_EXE" for hierarchy "ID_EXE:Top_ID_EXE"
Info (12128): Elaborating entity "shift_left_32bits" for hierarchy "shift_left_32bits:Top_shift_left_32"
Info (12128): Elaborating entity "mux_4to1" for hierarchy "mux_4to1:MUX_EXE3"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:Top_ALU"
Warning (10230): Verilog HDL assignment warning at ALU.v(75): truncated value with size 48 to match size of target (32)
Warning (10240): Verilog HDL Always Construct warning at ALU.v(26): inferring latch(es) for variable "OUT_ALU32", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ALU.v(26): inferring latch(es) for variable "ZF_ALU", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ALU.v(26): inferring latch(es) for variable "OUT_ALU64", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ALU.v(26): inferring latch(es) for variable "whos_bigger", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "ZF_ALU" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[0]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[1]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[2]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[3]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[4]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[5]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[6]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[7]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[8]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[9]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[10]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[11]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[12]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[13]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[14]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[15]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[16]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[17]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[18]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[19]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[20]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[21]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[22]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[23]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[24]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[25]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[26]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[27]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[28]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[29]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[30]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU32[31]" at ALU.v(376)
Info (10041): Inferred latch for "OUT_ALU64[0]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[1]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[2]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[3]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[4]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[5]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[6]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[7]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[8]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[9]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[10]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[11]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[12]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[13]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[14]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[15]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[16]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[17]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[18]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[19]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[20]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[21]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[22]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[23]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[24]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[25]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[26]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[27]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[28]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[29]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[30]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[31]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[32]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[33]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[34]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[35]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[36]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[37]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[38]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[39]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[40]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[41]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[42]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[43]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[44]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[45]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[46]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[47]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[48]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[49]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[50]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[51]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[52]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[53]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[54]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[55]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[56]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[57]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[58]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[59]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[60]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[61]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[62]" at ALU.v(369)
Info (10041): Inferred latch for "OUT_ALU64[63]" at ALU.v(369)
Info (12128): Elaborating entity "Forwarding_unit" for hierarchy "Forwarding_unit:Top_Forwarding_unit"
Info (12128): Elaborating entity "EXE_MEM" for hierarchy "EXE_MEM:Top_EXE_MEM"
Info (12128): Elaborating entity "DataMemory" for hierarchy "DataMemory:TOP_DataMemory"
Warning (10230): Verilog HDL assignment warning at DataMemory.v(57): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "MEM_WB" for hierarchy "MEM_WB:TOP_MEM_WB"
Info (12128): Elaborating entity "mux_2to1_64bits" for hierarchy "mux_2to1_64bits:MUX_WB1"
Info (144001): Generated suppressed messages file D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/output_files/Top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 32 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "PC_VALUE[0]"
    Warning (15610): No output dependent on input pin "PC_VALUE[1]"
    Warning (15610): No output dependent on input pin "PC_VALUE[2]"
    Warning (15610): No output dependent on input pin "PC_VALUE[3]"
    Warning (15610): No output dependent on input pin "PC_VALUE[4]"
    Warning (15610): No output dependent on input pin "PC_VALUE[5]"
    Warning (15610): No output dependent on input pin "PC_VALUE[6]"
    Warning (15610): No output dependent on input pin "PC_VALUE[7]"
    Warning (15610): No output dependent on input pin "PC_VALUE[8]"
    Warning (15610): No output dependent on input pin "PC_VALUE[9]"
    Warning (15610): No output dependent on input pin "PC_VALUE[10]"
    Warning (15610): No output dependent on input pin "PC_VALUE[11]"
    Warning (15610): No output dependent on input pin "PC_VALUE[12]"
    Warning (15610): No output dependent on input pin "PC_VALUE[13]"
    Warning (15610): No output dependent on input pin "PC_VALUE[14]"
    Warning (15610): No output dependent on input pin "PC_VALUE[15]"
    Warning (15610): No output dependent on input pin "PC_VALUE[16]"
    Warning (15610): No output dependent on input pin "PC_VALUE[17]"
    Warning (15610): No output dependent on input pin "PC_VALUE[18]"
    Warning (15610): No output dependent on input pin "PC_VALUE[19]"
    Warning (15610): No output dependent on input pin "PC_VALUE[20]"
    Warning (15610): No output dependent on input pin "PC_VALUE[21]"
    Warning (15610): No output dependent on input pin "PC_VALUE[22]"
    Warning (15610): No output dependent on input pin "PC_VALUE[23]"
    Warning (15610): No output dependent on input pin "PC_VALUE[24]"
    Warning (15610): No output dependent on input pin "PC_VALUE[25]"
    Warning (15610): No output dependent on input pin "PC_VALUE[26]"
    Warning (15610): No output dependent on input pin "PC_VALUE[27]"
    Warning (15610): No output dependent on input pin "PC_VALUE[28]"
    Warning (15610): No output dependent on input pin "PC_VALUE[29]"
    Warning (15610): No output dependent on input pin "PC_VALUE[30]"
    Warning (15610): No output dependent on input pin "PC_VALUE[31]"
Info (21057): Implemented 32 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings
    Info: Peak virtual memory: 4800 megabytes
    Info: Processing ended: Thu Dec 31 13:25:08 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/output_files/Top.map.smsg.


