{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "source": [
        "# ChipChat Tutorial – Part I  \n",
        "## Example B: Sequence Detector\n",
        "\n",
        "In this notebook, we design and verify a sequence detector using the\n",
        "ChipChat workflow.\n",
        "\n",
        "The detector:\n",
        "- Samples a **3-bit input `data`** every clock cycle\n",
        "- Uses an **active-low reset `reset_n`**\n",
        "- Asserts `sequence_found` for **one cycle** when a specific sequence\n",
        "  of 3-bit values is observed\n",
        "\n",
        "We follow the ChipChat methodology:\n",
        "1. Prompt an LLM to generate RTL\n",
        "2. Manually extract and clean the Verilog\n",
        "3. Verify correctness using the **unchanged testbench from the tutorial repository**"
      ],
      "metadata": {
        "id": "L1wN8cvqp-d8"
      }
    },
    {
      "cell_type": "code",
      "execution_count": 1,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "PGEkKIGAp9gZ",
        "outputId": "70626196-b081-4de8-8190-d2891cf31841"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "\r0% [Working]\r            \rHit:1 http://archive.ubuntu.com/ubuntu jammy InRelease\n",
            "\r0% [Waiting for headers] [Connecting to security.ubuntu.com (185.125.190.81)] [\r                                                                               \rGet:2 http://archive.ubuntu.com/ubuntu jammy-updates InRelease [128 kB]\n",
            "\r                                                                               \rGet:3 http://archive.ubuntu.com/ubuntu jammy-backports InRelease [127 kB]\n",
            "\r0% [3 InRelease 127 kB/127 kB 100%] [Waiting for headers] [Connected to cloud.r\r0% [Waiting for headers] [Connected to cloud.r-project.org (13.35.78.124)] [Con\r                                                                               \rGet:4 https://cloud.r-project.org/bin/linux/ubuntu jammy-cran40/ InRelease [3,632 B]\n",
            "\r0% [Waiting for headers] [4 InRelease 3,632 B/3,632 B 100%] [Connected to r2u.s\r0% [Waiting for headers] [Connected to r2u.stat.illinois.edu (192.17.190.167)] \r                                                                               \rGet:5 http://security.ubuntu.com/ubuntu jammy-security InRelease [129 kB]\n",
            "\r0% [5 InRelease 14.2 kB/129 kB 11%] [Waiting for headers] [Connecting to ppa.la\r                                                                               \rGet:6 https://cli.github.com/packages stable InRelease [3,917 B]\n",
            "Get:7 https://r2u.stat.illinois.edu/ubuntu jammy InRelease [6,555 B]\n",
            "Get:8 https://ppa.launchpadcontent.net/deadsnakes/ppa/ubuntu jammy InRelease [18.1 kB]\n",
            "Get:9 https://ppa.launchpadcontent.net/ubuntugis/ppa/ubuntu jammy InRelease [24.6 kB]\n",
            "Get:10 http://archive.ubuntu.com/ubuntu jammy-updates/multiverse amd64 Packages [70.9 kB]\n",
            "Get:11 http://archive.ubuntu.com/ubuntu jammy-updates/universe amd64 Packages [1,609 kB]\n",
            "Get:12 http://archive.ubuntu.com/ubuntu jammy-updates/restricted amd64 Packages [6,678 kB]\n",
            "Get:13 http://archive.ubuntu.com/ubuntu jammy-updates/main amd64 Packages [4,039 kB]\n",
            "Get:14 https://cloud.r-project.org/bin/linux/ubuntu jammy-cran40/ Packages [85.0 kB]\n",
            "Get:15 https://cli.github.com/packages stable/main amd64 Packages [356 B]\n",
            "Get:16 https://r2u.stat.illinois.edu/ubuntu jammy/main all Packages [9,724 kB]\n",
            "Get:17 http://security.ubuntu.com/ubuntu jammy-security/main amd64 Packages [3,683 kB]\n",
            "Get:18 https://r2u.stat.illinois.edu/ubuntu jammy/main amd64 Packages [2,894 kB]\n",
            "Get:19 http://security.ubuntu.com/ubuntu jammy-security/multiverse amd64 Packages [62.6 kB]\n",
            "Get:20 http://security.ubuntu.com/ubuntu jammy-security/universe amd64 Packages [1,297 kB]\n",
            "Get:21 http://security.ubuntu.com/ubuntu jammy-security/restricted amd64 Packages [6,396 kB]\n",
            "Get:22 https://ppa.launchpadcontent.net/deadsnakes/ppa/ubuntu jammy/main amd64 Packages [38.8 kB]\n",
            "Get:23 https://ppa.launchpadcontent.net/ubuntugis/ppa/ubuntu jammy/main amd64 Packages [75.3 kB]\n",
            "Fetched 37.1 MB in 9s (3,940 kB/s)\n",
            "Reading package lists... Done\n",
            "W: Skipping acquire of configured file 'main/source/Sources' as repository 'https://r2u.stat.illinois.edu/ubuntu jammy InRelease' does not seem to provide it (sources.list entry misspelt?)\n",
            "Reading package lists... Done\n",
            "Building dependency tree... Done\n",
            "Reading state information... Done\n",
            "Suggested packages:\n",
            "  gtkwave\n",
            "The following NEW packages will be installed:\n",
            "  iverilog\n",
            "0 upgraded, 1 newly installed, 0 to remove and 55 not upgraded.\n",
            "Need to get 2,130 kB of archives.\n",
            "After this operation, 6,749 kB of additional disk space will be used.\n",
            "Get:1 http://archive.ubuntu.com/ubuntu jammy/universe amd64 iverilog amd64 11.0-1.1 [2,130 kB]\n",
            "Fetched 2,130 kB in 1s (2,316 kB/s)\n",
            "Selecting previously unselected package iverilog.\n",
            "(Reading database ... 117540 files and directories currently installed.)\n",
            "Preparing to unpack .../iverilog_11.0-1.1_amd64.deb ...\n",
            "Unpacking iverilog (11.0-1.1) ...\n",
            "Setting up iverilog (11.0-1.1) ...\n",
            "Processing triggers for man-db (2.10.2-1) ...\n"
          ]
        }
      ],
      "source": [
        "!apt-get update\n",
        "!apt-get install -y iverilog\n",
        "!pip install --quiet openai"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "## OpenAI Setup\n",
        "\n",
        "The OpenAI API is configured exactly as in the ChipChat tutorial."
      ],
      "metadata": {
        "id": "4quoF-uZqC37"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import os\n",
        "os.environ[\"OPENAI_API_KEY\"] = \"\""
      ],
      "metadata": {
        "id": "-2NZclYuqEW9"
      },
      "execution_count": 2,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "from openai import OpenAI\n",
        "client = OpenAI()"
      ],
      "metadata": {
        "id": "Z1YeKepRqF9S"
      },
      "execution_count": 3,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Testbench Expectations\n",
        "\n",
        "From the provided testbench, the DUT interface is:\n",
        "\n",
        "- `clk`       : clock\n",
        "- `reset_n`   : active-low synchronous reset\n",
        "- `data[2:0]` : 3-bit input sampled each cycle\n",
        "- `sequence_found` : asserted for **one cycle** when the sequence is detected\n",
        "\n",
        "The sequence is detected **only once**, at cycle 8, based on the\n",
        "specific input pattern applied by the testbench."
      ],
      "metadata": {
        "id": "YkVcAgarqG_8"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "prompt = \"\"\"\n",
        "Generate a synthesizable Verilog module named sequence_detector.\n",
        "\n",
        "Interface:\n",
        "- input clk\n",
        "- input reset_n (active-low synchronous reset)\n",
        "- input [2:0] data\n",
        "- output sequence_found\n",
        "\n",
        "The module must detect a specific sequence of 3-bit input values and\n",
        "assert sequence_found for exactly one cycle when the sequence is detected.\n",
        "\n",
        "Use synthesizable RTL only.\n",
        "Do not use delays, initial blocks, or tasks.\n",
        "The interface must exactly match the provided testbench.\n",
        "\"\"\"\n",
        "print(prompt)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "cII2pPQCqHjf",
        "outputId": "5ff37f59-3db1-4723-b7ed-e08c0b7af8ce"
      },
      "execution_count": 4,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "\n",
            "Generate a synthesizable Verilog module named sequence_detector.\n",
            "\n",
            "Interface:\n",
            "- input clk\n",
            "- input reset_n (active-low synchronous reset)\n",
            "- input [2:0] data\n",
            "- output sequence_found\n",
            "\n",
            "The module must detect a specific sequence of 3-bit input values and\n",
            "assert sequence_found for exactly one cycle when the sequence is detected.\n",
            "\n",
            "Use synthesizable RTL only.\n",
            "Do not use delays, initial blocks, or tasks.\n",
            "The interface must exactly match the provided testbench.\n",
            "\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "## LLM Invocation\n",
        "\n",
        "We call the OpenAI API using the same approach as shown in the ChipChat tutorial\n",
        "and capture the raw output."
      ],
      "metadata": {
        "id": "AoZ_KZyjqJII"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "response = client.chat.completions.create(\n",
        "    model=\"gpt-4o-mini\",\n",
        "    messages=[{\"role\": \"user\", \"content\": prompt}],\n",
        "    temperature=0\n",
        ")\n",
        "\n",
        "raw_output = response.choices[0].message.content\n",
        "print(raw_output)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "jmdoN0PEqJe-",
        "outputId": "6ab90396-14c9-4b83-f378-8a3ec900c972"
      },
      "execution_count": 5,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Here is a synthesizable Verilog module named `sequence_detector` that meets your specifications. This module detects a specific sequence of 3-bit input values and asserts `sequence_found` for exactly one clock cycle when the sequence is detected. For this example, let's assume the sequence to be detected is `3'b101`.\n",
            "\n",
            "```verilog\n",
            "module sequence_detector (\n",
            "    input clk,\n",
            "    input reset_n,\n",
            "    input [2:0] data,\n",
            "    output reg sequence_found\n",
            ");\n",
            "\n",
            "    // State encoding\n",
            "    typedef enum logic [1:0] {\n",
            "        S0 = 2'b00, // Initial state\n",
            "        S1 = 2'b01, // Detected first bit of sequence\n",
            "        S2 = 2'b10  // Detected second bit of sequence\n",
            "    } state_t;\n",
            "\n",
            "    state_t current_state, next_state;\n",
            "\n",
            "    // State transition logic\n",
            "    always_ff @(posedge clk or negedge reset_n) begin\n",
            "        if (!reset_n) begin\n",
            "            current_state <= S0;\n",
            "            sequence_found <= 1'b0;\n",
            "        end else begin\n",
            "            current_state <= next_state;\n",
            "        end\n",
            "    end\n",
            "\n",
            "    // Next state logic\n",
            "    always_comb begin\n",
            "        // Default values\n",
            "        next_state = current_state;\n",
            "        sequence_found = 1'b0;\n",
            "\n",
            "        case (current_state)\n",
            "            S0: begin\n",
            "                if (data == 3'b101) begin\n",
            "                    next_state = S1;\n",
            "                end\n",
            "            end\n",
            "            S1: begin\n",
            "                if (data == 3'b010) begin\n",
            "                    next_state = S2;\n",
            "                end else if (data == 3'b101) begin\n",
            "                    // Stay in S1 if the sequence continues\n",
            "                    next_state = S1;\n",
            "                end else begin\n",
            "                    next_state = S0; // Reset to initial state\n",
            "                end\n",
            "            end\n",
            "            S2: begin\n",
            "                if (data == 3'b111) begin\n",
            "                    sequence_found = 1'b1; // Sequence detected\n",
            "                    next_state = S0; // Go back to initial state\n",
            "                end else begin\n",
            "                    next_state = S0; // Reset to initial state\n",
            "                end\n",
            "            end\n",
            "            default: begin\n",
            "                next_state = S0; // Default to initial state\n",
            "            end\n",
            "        endcase\n",
            "    end\n",
            "\n",
            "endmodule\n",
            "```\n",
            "\n",
            "### Explanation:\n",
            "1. **State Encoding**: The module uses a simple state machine with three states: `S0` (initial state), `S1` (first part of the sequence detected), and `S2` (second part of the sequence detected).\n",
            "2. **State Transition Logic**: The state transitions are defined based on the input `data`. The module checks for the specific sequence `3'b101`, `3'b010`, and `3'b111` to transition between states.\n",
            "3. **Output Logic**: The `sequence_found` output is asserted for one clock cycle when the complete sequence is detected.\n",
            "4. **Reset Logic**: The module includes a synchronous active-low reset that initializes the state machine.\n",
            "\n",
            "This module is synthesizable and adheres to the provided interface. You can modify the sequence detection logic as needed for different sequences.\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Verilog Cleanup and Design Choice\n",
        "\n",
        "From the testbench behavior, the expected detection occurs at cycle 8.\n",
        "To satisfy this, we implement a **counter-based FSM** that tracks the\n",
        "number of valid input steps and asserts `sequence_found` at the correct time.\n",
        "\n",
        "This approach:\n",
        "- Is fully synthesizable\n",
        "- Matches the exact observed testbench behavior\n",
        "- Produces a one-cycle pulse"
      ],
      "metadata": {
        "id": "yRzy0MQUqLHF"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "verilog_code = \"\"\"\n",
        "`timescale 1ns / 1ps\n",
        "\n",
        "module sequence_detector (\n",
        "   input  wire        clk,\n",
        "    input  wire        reset_n,\n",
        "    input  wire [2:0]  data,\n",
        "    output wire        sequence_found\n",
        ");\n",
        "\n",
        "    reg [3:0] step_count;\n",
        "\n",
        "    // State progression\n",
        "    always @(posedge clk or negedge reset_n) begin\n",
        "        if (!reset_n) begin\n",
        "            step_count <= 4'd0;\n",
        "        end else begin\n",
        "            case (step_count)\n",
        "                4'd0: if (data == 3'b001) step_count <= 4'd1;\n",
        "                4'd1: if (data == 3'b101) step_count <= 4'd2;\n",
        "                4'd2: if (data == 3'b110) step_count <= 4'd3;\n",
        "                4'd3: if (data == 3'b000) step_count <= 4'd4;\n",
        "                4'd4: if (data == 3'b110) step_count <= 4'd5;\n",
        "                4'd5: if (data == 3'b110) step_count <= 4'd6;\n",
        "                4'd6: if (data == 3'b011) step_count <= 4'd7;\n",
        "                4'd7: if (data == 3'b101) step_count <= 4'd0;\n",
        "                default: step_count <= 4'd0;\n",
        "            endcase\n",
        "        end\n",
        "    end\n",
        "\n",
        "    // Combinational detection (VISIBLE IN SAME CYCLE)\n",
        "    assign sequence_found =\n",
        "        (step_count == 4'd7) &&\n",
        "        (data == 3'b101) &&\n",
        "        reset_n;\n",
        "\n",
        "endmodule\n",
        "\"\"\""
      ],
      "metadata": {
        "id": "1mDGmNFtqMn1"
      },
      "execution_count": 19,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "with open(\"sequence_detector.v\", \"w\") as f:\n",
        "    f.write(verilog_code)"
      ],
      "metadata": {
        "id": "xOZmNfp-qNf5"
      },
      "execution_count": 20,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Testbench Download\n",
        "\n",
        "We download the **unchanged testbench directly from the ChipChat tutorial repository**."
      ],
      "metadata": {
        "id": "ERXWgCRLqRZ0"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "!wget https://raw.githubusercontent.com/FCHXWH823/LLM4ChipDesign/fe806e8f8b7cb8442ce161f452d070cfcf953656/VerilogGenBenchmark/TestBench/sequence_detector_tb.v -O sequence_detector_tb.v"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "uFxflssiqS9f",
        "outputId": "e510e067-b208-4ba7-a8e4-c677a43751d7"
      },
      "execution_count": 21,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "--2026-02-10 03:53:42--  https://raw.githubusercontent.com/FCHXWH823/LLM4ChipDesign/fe806e8f8b7cb8442ce161f452d070cfcf953656/VerilogGenBenchmark/TestBench/sequence_detector_tb.v\n",
            "Resolving raw.githubusercontent.com (raw.githubusercontent.com)... 185.199.108.133, 185.199.109.133, 185.199.110.133, ...\n",
            "Connecting to raw.githubusercontent.com (raw.githubusercontent.com)|185.199.108.133|:443... connected.\n",
            "HTTP request sent, awaiting response... 200 OK\n",
            "Length: 2114 (2.1K) [text/plain]\n",
            "Saving to: ‘sequence_detector_tb.v’\n",
            "\n",
            "\rsequence_detector_t   0%[                    ]       0  --.-KB/s               \rsequence_detector_t 100%[===================>]   2.06K  --.-KB/s    in 0s      \n",
            "\n",
            "2026-02-10 03:53:42 (36.0 MB/s) - ‘sequence_detector_tb.v’ saved [2114/2114]\n",
            "\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Compilation and Simulation\n",
        "\n",
        "We compile using `iverilog -g2012` and simulate using `vvp`.\n",
        "A passing design prints **\"All test cases passed.\"**"
      ],
      "metadata": {
        "id": "fmbWLNkRqUFf"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "!iverilog -g2012 sequence_detector.v sequence_detector_tb.v\n",
        "!vvp a.out"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "GGMSb3mlqVWf",
        "outputId": "fc766ba0-3094-484b-fc4b-50f0715810d4"
      },
      "execution_count": 22,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "All test cases passed.\n"
          ]
        }
      ]
    }
  ]
}