#[doc = "Register `CONN_2_DATA_LIST_SENT` reader"]
pub struct R(crate::R<CONN_2_DATA_LIST_SENT_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<CONN_2_DATA_LIST_SENT_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<CONN_2_DATA_LIST_SENT_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<CONN_2_DATA_LIST_SENT_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `CONN_2_DATA_LIST_SENT` writer"]
pub struct W(crate::W<CONN_2_DATA_LIST_SENT_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<CONN_2_DATA_LIST_SENT_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<CONN_2_DATA_LIST_SENT_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<CONN_2_DATA_LIST_SENT_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `LIST_INDEX__TX_SENT_3_0_C1` reader - Write:Indicates the buffer index for which the SENT bit is being updated by firmware. The default number of buffers in the IP is 5. The index range is 0-3. Read: Reads TX_SENT\\[3:0\\]. The bits in this field indicate the status of the SENT bit in the hard-ware for each packet buffer. The bit values are 1 - queued 0 - no packet / packet ack received by hardware Example1: If the read value is : 0x03, then packets in buffer 0 and buffer 1 are in the queue to be transmitted. All the other FIFOs are empty or hardware has cleared them after receiving acknowledgement."]
pub struct LIST_INDEX__TX_SENT_3_0_C1_R(crate::FieldReader<u8, u8>);
impl LIST_INDEX__TX_SENT_3_0_C1_R {
    pub(crate) fn new(bits: u8) -> Self {
        LIST_INDEX__TX_SENT_3_0_C1_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for LIST_INDEX__TX_SENT_3_0_C1_R {
    type Target = crate::FieldReader<u8, u8>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `LIST_INDEX__TX_SENT_3_0_C1` writer - Write:Indicates the buffer index for which the SENT bit is being updated by firmware. The default number of buffers in the IP is 5. The index range is 0-3. Read: Reads TX_SENT\\[3:0\\]. The bits in this field indicate the status of the SENT bit in the hard-ware for each packet buffer. The bit values are 1 - queued 0 - no packet / packet ack received by hardware Example1: If the read value is : 0x03, then packets in buffer 0 and buffer 1 are in the queue to be transmitted. All the other FIFOs are empty or hardware has cleared them after receiving acknowledgement."]
pub struct LIST_INDEX__TX_SENT_3_0_C1_W<'a> {
    w: &'a mut W,
}
impl<'a> LIST_INDEX__TX_SENT_3_0_C1_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !0x0f) | (value as u32 & 0x0f);
        self.w
    }
}
#[doc = "Field `SET_CLEAR_C1` writer - Write: Used to set the SENT bit in hardware for the selected packet buffer. 1 - packet queued When firmware has a packet to send, firmware first loads the next available packet buffer. Then the hardware SENT bit is set by writing 1 to this bit field along with the list_index field that identified the buffer index. This indicates that a packet has been queued in the data buffer for sending. This packet is now ready to be transmitted. The SENT bit in hardware is cleared by hardware only when it has received an acknowledgement from the remote device. Firmware typically does not clear the bit. However, It only clears the bit on its own if it needs to 'flush' a packet from the buffer, without waiting to receive acknowledgement from the remote device, firmware clears BIT7 along with the list_index specified."]
pub struct SET_CLEAR_C1_W<'a> {
    w: &'a mut W,
}
impl<'a> SET_CLEAR_C1_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 7)) | ((value as u32 & 0x01) << 7);
        self.w
    }
}
#[doc = "Field `BUFFER_NUM_TX_SENT_3_0_C1` reader - Write: Indicates the buffer number for which SENT bit is updated by firmware. This is the mapping of the list index to the physical transmit buffer. The total number of transmit buffers is 16, can be shared with up to 8 connections"]
pub struct BUFFER_NUM_TX_SENT_3_0_C1_R(crate::FieldReader<u8, u8>);
impl BUFFER_NUM_TX_SENT_3_0_C1_R {
    pub(crate) fn new(bits: u8) -> Self {
        BUFFER_NUM_TX_SENT_3_0_C1_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for BUFFER_NUM_TX_SENT_3_0_C1_R {
    type Target = crate::FieldReader<u8, u8>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `BUFFER_NUM_TX_SENT_3_0_C1` writer - Write: Indicates the buffer number for which SENT bit is updated by firmware. This is the mapping of the list index to the physical transmit buffer. The total number of transmit buffers is 16, can be shared with up to 8 connections"]
pub struct BUFFER_NUM_TX_SENT_3_0_C1_W<'a> {
    w: &'a mut W,
}
impl<'a> BUFFER_NUM_TX_SENT_3_0_C1_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x0f << 8)) | ((value as u32 & 0x0f) << 8);
        self.w
    }
}
impl R {
    #[doc = "Bits 0:3 - Write:Indicates the buffer index for which the SENT bit is being updated by firmware. The default number of buffers in the IP is 5. The index range is 0-3. Read: Reads TX_SENT\\[3:0\\]. The bits in this field indicate the status of the SENT bit in the hard-ware for each packet buffer. The bit values are 1 - queued 0 - no packet / packet ack received by hardware Example1: If the read value is : 0x03, then packets in buffer 0 and buffer 1 are in the queue to be transmitted. All the other FIFOs are empty or hardware has cleared them after receiving acknowledgement."]
    #[inline(always)]
    pub fn list_index__tx_sent_3_0_c1(&self) -> LIST_INDEX__TX_SENT_3_0_C1_R {
        LIST_INDEX__TX_SENT_3_0_C1_R::new((self.bits & 0x0f) as u8)
    }
    #[doc = "Bits 8:11 - Write: Indicates the buffer number for which SENT bit is updated by firmware. This is the mapping of the list index to the physical transmit buffer. The total number of transmit buffers is 16, can be shared with up to 8 connections"]
    #[inline(always)]
    pub fn buffer_num_tx_sent_3_0_c1(&self) -> BUFFER_NUM_TX_SENT_3_0_C1_R {
        BUFFER_NUM_TX_SENT_3_0_C1_R::new(((self.bits >> 8) & 0x0f) as u8)
    }
}
impl W {
    #[doc = "Bits 0:3 - Write:Indicates the buffer index for which the SENT bit is being updated by firmware. The default number of buffers in the IP is 5. The index range is 0-3. Read: Reads TX_SENT\\[3:0\\]. The bits in this field indicate the status of the SENT bit in the hard-ware for each packet buffer. The bit values are 1 - queued 0 - no packet / packet ack received by hardware Example1: If the read value is : 0x03, then packets in buffer 0 and buffer 1 are in the queue to be transmitted. All the other FIFOs are empty or hardware has cleared them after receiving acknowledgement."]
    #[inline(always)]
    pub fn list_index__tx_sent_3_0_c1(&mut self) -> LIST_INDEX__TX_SENT_3_0_C1_W {
        LIST_INDEX__TX_SENT_3_0_C1_W { w: self }
    }
    #[doc = "Bit 7 - Write: Used to set the SENT bit in hardware for the selected packet buffer. 1 - packet queued When firmware has a packet to send, firmware first loads the next available packet buffer. Then the hardware SENT bit is set by writing 1 to this bit field along with the list_index field that identified the buffer index. This indicates that a packet has been queued in the data buffer for sending. This packet is now ready to be transmitted. The SENT bit in hardware is cleared by hardware only when it has received an acknowledgement from the remote device. Firmware typically does not clear the bit. However, It only clears the bit on its own if it needs to 'flush' a packet from the buffer, without waiting to receive acknowledgement from the remote device, firmware clears BIT7 along with the list_index specified."]
    #[inline(always)]
    pub fn set_clear_c1(&mut self) -> SET_CLEAR_C1_W {
        SET_CLEAR_C1_W { w: self }
    }
    #[doc = "Bits 8:11 - Write: Indicates the buffer number for which SENT bit is updated by firmware. This is the mapping of the list index to the physical transmit buffer. The total number of transmit buffers is 16, can be shared with up to 8 connections"]
    #[inline(always)]
    pub fn buffer_num_tx_sent_3_0_c1(&mut self) -> BUFFER_NUM_TX_SENT_3_0_C1_W {
        BUFFER_NUM_TX_SENT_3_0_C1_W { w: self }
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "data list sent update and status for connection 2\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [conn_2_data_list_sent](index.html) module"]
pub struct CONN_2_DATA_LIST_SENT_SPEC;
impl crate::RegisterSpec for CONN_2_DATA_LIST_SENT_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [conn_2_data_list_sent::R](R) reader structure"]
impl crate::Readable for CONN_2_DATA_LIST_SENT_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [conn_2_data_list_sent::W](W) writer structure"]
impl crate::Writable for CONN_2_DATA_LIST_SENT_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets CONN_2_DATA_LIST_SENT to value 0"]
impl crate::Resettable for CONN_2_DATA_LIST_SENT_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}
