0.7
2020.2
Nov  8 2024
22:36:57
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/AESL_automem_img_neg.v,1747796492,systemVerilog,,,,AESL_automem_img_neg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/AESL_automem_img_pos.v,1747796492,systemVerilog,,,,AESL_automem_img_pos,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/AESL_axi_master_WEIGHTS.v,1747796492,systemVerilog,,,,AESL_axi_master_WEIGHTS,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/AESL_axi_slave_CTRL.v,1747796492,systemVerilog,,,,AESL_axi_slave_CTRL,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/AESL_axi_slave_control.v,1747796492,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/csv_file_dump.svh,1747796493,verilog,,,,,,,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/dataflow_monitor.sv,1747796493,systemVerilog,D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/nodf_module_interface.svh;D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/upc_loop_interface.svh,,D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/dump_file_agent.svh;D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/csv_file_dump.svh;D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/sample_agent.svh;D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/loop_sample_agent.svh;D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/sample_manager.svh;D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/nodf_module_interface.svh;D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/nodf_module_monitor.svh;D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/upc_loop_interface.svh;D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/dump_file_agent.svh,1747796493,verilog,,,,,,,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/fifo_para.vh,1747796493,verilog,,,,,,,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/loop_sample_agent.svh,1747796493,verilog,,,,,,,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/nodf_module_interface.svh,1747796493,verilog,,,,nodf_module_intf,,,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/nodf_module_monitor.svh,1747796493,verilog,,,,,,,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/sample_agent.svh,1747796493,verilog,,,,,,,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/sample_manager.svh,1747796493,verilog,,,,,,,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step.autotb.v,1747796493,systemVerilog,,,D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/fifo_para.vh,apatb_train_step_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step.v,1747796453,systemVerilog,,,,train_step,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_CTRL_s_axi.v,1747796453,systemVerilog,,,,train_step_CTRL_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_WEIGHTS_m_axi.v,1747796452,systemVerilog,,,,train_step_WEIGHTS_m_axi;train_step_WEIGHTS_m_axi_burst_converter;train_step_WEIGHTS_m_axi_fifo;train_step_WEIGHTS_m_axi_load;train_step_WEIGHTS_m_axi_mem;train_step_WEIGHTS_m_axi_read;train_step_WEIGHTS_m_axi_reg_slice;train_step_WEIGHTS_m_axi_srl;train_step_WEIGHTS_m_axi_store;train_step_WEIGHTS_m_axi_throttle;train_step_WEIGHTS_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_control_s_axi.v,1747796453,systemVerilog,,,,train_step_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_flow_control_loop_pipe_sequential_init.v,1747796453,systemVerilog,,,,train_step_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_hidden_pos_RAM_AUTO_1R1W.v,1747796452,systemVerilog,,,,train_step_hidden_pos_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_in_pos_RAM_AUTO_1R1W.v,1747796452,systemVerilog,,,,train_step_in_pos_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_mac_muladd_3s_2s_8s_9_4_1.v,1747796449,systemVerilog,,,,train_step_mac_muladd_3s_2s_8s_9_4_1;train_step_mac_muladd_3s_2s_8s_9_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_mac_muladd_8s_2s_10s_10_4_1.v,1747796444,systemVerilog,,,,train_step_mac_muladd_8s_2s_10s_10_4_1;train_step_mac_muladd_8s_2s_10s_10_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_mul_8s_2s_10_1_1.v,1747796444,systemVerilog,,,,train_step_mul_8s_2s_10_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_out_pos_RAM_AUTO_1R1W.v,1747796452,systemVerilog,,,,train_step_out_pos_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_train_step_Pipeline_VITIS_LOOP_118_1.v,1747796444,systemVerilog,,,,train_step_train_step_Pipeline_VITIS_LOOP_118_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_train_step_Pipeline_VITIS_LOOP_28_1.v,1747796444,systemVerilog,,,,train_step_train_step_Pipeline_VITIS_LOOP_28_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_train_step_Pipeline_VITIS_LOOP_28_11.v,1747796446,systemVerilog,,,,train_step_train_step_Pipeline_VITIS_LOOP_28_11,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_train_step_Pipeline_VITIS_LOOP_45_1.v,1747796445,systemVerilog,,,,train_step_train_step_Pipeline_VITIS_LOOP_45_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_train_step_Pipeline_VITIS_LOOP_45_12.v,1747796447,systemVerilog,,,,train_step_train_step_Pipeline_VITIS_LOOP_45_12,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_train_step_Pipeline_VITIS_LOOP_64_1.v,1747796449,systemVerilog,,,,train_step_train_step_Pipeline_VITIS_LOOP_64_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/train_step_train_step_Pipeline_VITIS_LOOP_85_1.v,1747796451,systemVerilog,,,,train_step_train_step_Pipeline_VITIS_LOOP_85_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/upc_loop_interface.svh,1747796493,verilog,,,,upc_loop_intf,,,,,,,,
D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/sim/verilog/upc_loop_monitor.svh,1747796493,verilog,,,,,,,,,,,,
