
---------- Begin Simulation Statistics ----------
final_tick                                63840842000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 238013                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689132                       # Number of bytes of host memory used
host_op_rate                                   240638                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   420.14                       # Real time elapsed on the host
host_tick_rate                              151949758                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102729                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.063841                       # Number of seconds simulated
sim_ticks                                 63840842000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.139540                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4079583                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4848592                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            352166                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5091354                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102855                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          676213                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           573358                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6481445                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  301855                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37664                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102729                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.276817                       # CPI: cycles per instruction
system.cpu.discardedOps                        765111                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48399280                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40561242                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6245050                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8963602                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.783198                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        127681684                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55115655     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483618      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167638     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379046      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102729                       # Class of committed instruction
system.cpu.tickCycles                       118718082                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2939                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        53102                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       551529                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1103804                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  63840842000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1094                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1845                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1845                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1094                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       376192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  376192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2939                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2939    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2939                       # Request fanout histogram
system.membus.respLayer1.occupancy           27489000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             3681500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  63840842000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            524830                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        33634                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       516327                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1558                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            27455                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           27455                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        516581                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8249                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1549489                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       106600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1656089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    132212224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8875264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              141087488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           552285                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.096168                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.294821                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 499173     90.38%     90.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  53112      9.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             552285                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1651824000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          89263992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1291453498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  63840842000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               515788                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                33549                       # number of demand (read+write) hits
system.l2.demand_hits::total                   549337                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              515788                       # number of overall hits
system.l2.overall_hits::.cpu.data               33549                       # number of overall hits
system.l2.overall_hits::total                  549337                       # number of overall hits
system.l2.demand_misses::.cpu.inst                793                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2155                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2948                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               793                       # number of overall misses
system.l2.overall_misses::.cpu.data              2155                       # number of overall misses
system.l2.overall_misses::total                  2948                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65914000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    182436000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        248350000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65914000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    182436000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       248350000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           516581                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            35704                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               552285                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          516581                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           35704                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              552285                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001535                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.060357                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.005338                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001535                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.060357                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.005338                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83119.798235                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84657.076566                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84243.554953                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83119.798235                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84657.076566                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84243.554953                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           791                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2939                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          791                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2939                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     57893500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    160461500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    218355000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     57893500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    160461500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    218355000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001531                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.060161                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.005322                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001531                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.060161                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.005322                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73190.265487                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74702.746741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74295.678802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73190.265487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74702.746741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74295.678802                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        33634                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            33634                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        33634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        33634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       463970                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           463970                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       463970                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       463970                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             25610                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25610                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1845                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1845                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    155520000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     155520000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         27455                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             27455                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.067201                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.067201                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84292.682927                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84292.682927                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1845                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1845                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    137070000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    137070000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.067201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.067201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74292.682927                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74292.682927                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         515788                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             515788                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          793                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              793                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65914000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65914000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       516581                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         516581                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001535                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001535                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83119.798235                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83119.798235                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          791                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          791                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     57893500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     57893500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001531                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001531                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73190.265487                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73190.265487                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          7939                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7939                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     26916000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     26916000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         8249                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8249                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.037580                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.037580                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86825.806452                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86825.806452                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          303                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          303                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     23391500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     23391500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.036732                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.036732                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77199.669967                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77199.669967                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  63840842000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2838.616671                       # Cycle average of tags in use
system.l2.tags.total_refs                     1050693                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2939                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    357.500170                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       788.426546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2050.190125                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.048122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.125134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.173255                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2939                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2939                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.179382                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8408555                       # Number of tag accesses
system.l2.tags.data_accesses                  8408555                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  63840842000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         101248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         274944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             376192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       101248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        101248                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             791                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2939                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1585944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4306710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5892654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1585944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1585944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1585944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4306710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5892654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000677500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               25210                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2939                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5878                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     69856250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   29390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               180068750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11884.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30634.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4798                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5878                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    348.325926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   256.311388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.633927                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            2      0.19%      0.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          445     41.20%     41.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          331     30.65%     72.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           63      5.83%     77.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           41      3.80%     81.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           20      1.85%     83.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           18      1.67%     85.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      0.93%     86.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          150     13.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1080                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 376192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  376192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         5.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8604578000                       # Total gap between requests
system.mem_ctrls.avgGap                    2927723.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       101248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       274944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1585943.994911595946                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4306710.115132880397                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1582                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4296                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     46786000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    133282750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29573.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31024.85                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    81.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3791340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2015145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            21334320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5039433360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1481110800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      23267632320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        29815317285                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.025753                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  60476021000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2131740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1233081000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3919860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2083455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            20634600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5039433360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1445433360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      23297676480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        29809181115                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.929636                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  60554991500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2131740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1154110500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     63840842000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  63840842000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14360897                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14360897                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14360897                       # number of overall hits
system.cpu.icache.overall_hits::total        14360897                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       516581                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         516581                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       516581                       # number of overall misses
system.cpu.icache.overall_misses::total        516581                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   7417320500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7417320500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   7417320500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7417320500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14877478                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14877478                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14877478                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14877478                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.034722                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.034722                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.034722                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.034722                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14358.484923                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14358.484923                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14358.484923                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14358.484923                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       516327                       # number of writebacks
system.cpu.icache.writebacks::total            516327                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       516581                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       516581                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       516581                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       516581                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   6900739500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6900739500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   6900739500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6900739500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.034722                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.034722                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.034722                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.034722                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13358.484923                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13358.484923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13358.484923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13358.484923                       # average overall mshr miss latency
system.cpu.icache.replacements                 516327                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14360897                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14360897                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       516581                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        516581                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   7417320500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7417320500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14877478                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14877478                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.034722                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.034722                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14358.484923                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14358.484923                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       516581                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       516581                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   6900739500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6900739500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.034722                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.034722                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13358.484923                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13358.484923                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  63840842000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.859372                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14877478                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            516581                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             28.799894                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.859372                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991638                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991638                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          228                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15394059                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15394059                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  63840842000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  63840842000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  63840842000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43846298                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43846298                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43854938                       # number of overall hits
system.cpu.dcache.overall_hits::total        43854938                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        38595                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          38595                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        38668                       # number of overall misses
system.cpu.dcache.overall_misses::total         38668                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    751461500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    751461500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    751461500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    751461500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43884893                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43884893                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43893606                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43893606                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000879                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000879                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000881                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000881                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19470.436585                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19470.436585                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19433.679011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19433.679011                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        33634                       # number of writebacks
system.cpu.dcache.writebacks::total             33634                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2939                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2939                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2939                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2939                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        35656                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        35656                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        35704                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        35704                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    586537500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    586537500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    590663500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    590663500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000812                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000812                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000813                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000813                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16449.896231                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16449.896231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16543.342483                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16543.342483                       # average overall mshr miss latency
system.cpu.dcache.replacements                  35192                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37555804                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37555804                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8273                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8273                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    131732500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    131732500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37564077                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37564077                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000220                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000220                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15923.183851                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15923.183851                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           72                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8201                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8201                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    120784000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    120784000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000218                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000218                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14727.960005                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14727.960005                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6290494                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6290494                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        30322                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30322                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    619729000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    619729000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004797                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004797                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 20438.262648                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20438.262648                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2867                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2867                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        27455                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        27455                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    465753500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    465753500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004344                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004344                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 16964.250592                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16964.250592                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8640                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8640                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           73                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           73                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8713                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8713                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.008378                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.008378                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           48                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           48                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4126000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4126000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005509                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005509                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85958.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85958.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  63840842000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.938595                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43890974                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35704                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1229.301311                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.938595                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992068                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992068                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          287                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87823580                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87823580                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  63840842000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  63840842000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
