Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 21 14:35:21 2021
| Host         : DESKTOP-5DA4G9P running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file IPCreation_wrapper_control_sets_placed.rpt
| Design       : IPCreation_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    79 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             141 |           47 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |           17 |
| Yes          | No                    | No                     |             296 |           80 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             130 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                   |                                                                           Enable Signal                                                                          |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                         |                1 |              2 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | IPCreation_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axi_arready_reg                        | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              5 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |              5 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_1            | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                2 |              5 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | IPCreation_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/MyGPIO_0/U0/MyGPIO_v1_0_S00_AXI_inst/pddr_reg[7]_i_1_n_1                                                                                            | IPCreation_i/MyGPIO_0/U0/MyGPIO_v1_0_S00_AXI_inst/pdor_reg[3]_i_1_n_1                                                                                   |                2 |              8 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/MyGPIO_0/U0/MyGPIO_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                     | IPCreation_i/MyGPIO_0/U0/MyGPIO_v1_0_S00_AXI_inst/pdor_reg[3]_i_1_n_1                                                                                   |                3 |              8 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/MyGPIO_0/U0/MyGPIO_v1_0_S00_AXI_inst/p_1_in[3]                                                                                                      | IPCreation_i/MyGPIO_0/U0/MyGPIO_v1_0_S00_AXI_inst/pdor_reg[3]_i_1_n_1                                                                                   |                3 |              8 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/MyGPIO_0/U0/MyGPIO_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                     | IPCreation_i/MyGPIO_0/U0/MyGPIO_v1_0_S00_AXI_inst/pdor_reg[3]_i_1_n_1                                                                                   |                3 |              8 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/MyGPIO_0/U0/MyGPIO_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                     | IPCreation_i/MyGPIO_0/U0/MyGPIO_v1_0_S00_AXI_inst/pdor_reg[3]_i_1_n_1                                                                                   |                2 |              8 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                         |                4 |              8 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_1 |                                                                                                                                                         |                2 |              8 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                         |                6 |              8 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                         |                2 |              8 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/MyGPIO_0/U0/MyGPIO_v1_0_S00_AXI_inst/pddr_reg[15]_i_1_n_1                                                                                           | IPCreation_i/MyGPIO_0/U0/MyGPIO_v1_0_S00_AXI_inst/pdor_reg[3]_i_1_n_1                                                                                   |                2 |              8 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/MyGPIO_0/U0/MyGPIO_v1_0_S00_AXI_inst/pddr_reg[23]_i_1_n_1                                                                                           | IPCreation_i/MyGPIO_0/U0/MyGPIO_v1_0_S00_AXI_inst/pdor_reg[3]_i_1_n_1                                                                                   |                2 |              8 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/MyGPIO_0/U0/MyGPIO_v1_0_S00_AXI_inst/pddr_reg[31]_i_1_n_1                                                                                           | IPCreation_i/MyGPIO_0/U0/MyGPIO_v1_0_S00_AXI_inst/pdor_reg[3]_i_1_n_1                                                                                   |                2 |              8 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | IPCreation_i/MyGPIO_0/U0/MyGPIO_v1_0_S00_AXI_inst/pdor_reg[3]_i_1_n_1                                                                                   |                4 |             12 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                         |                4 |             13 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                         |                3 |             14 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                         |                3 |             14 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                         |                3 |             16 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axi_arready_reg                        |                                                                                                                                                         |                8 |             17 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        |                                                                                                                                                         |                5 |             17 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |                8 |             28 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |                8 |             28 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                                         |                8 |             28 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                         |                9 |             28 |
|  IPCreation_i/MyGPIO_0/n_0_49_BUFG                |                                                                                                                                                                  |                                                                                                                                                         |               13 |             32 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                         |                9 |             32 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/MyGPIO_0/U0/MyGPIO_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                   | IPCreation_i/MyGPIO_0/U0/MyGPIO_v1_0_S00_AXI_inst/pdor_reg[3]_i_1_n_1                                                                                   |               10 |             32 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                         |                7 |             45 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 | IPCreation_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                         |                7 |             45 |
|  IPCreation_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  |                                                                                                                                                         |               35 |            110 |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


