{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651262500925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651262500926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 15:01:40 2022 " "Processing started: Fri Apr 29 15:01:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651262500926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262500926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trisc2 -c trisc2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off trisc2 -c trisc2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262500926 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651262501496 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651262501496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/fabehav/fabehav.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/fabehav/fabehav.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehav " "Found entity 1: FAbehav" {  } { { "../FAbehav/FAbehav.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/FAbehav/FAbehav.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262511639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/twotoone/twotoone.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/twotoone/twotoone.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoToOne " "Found entity 1: twoToOne" {  } { { "../twoToOne/twoToOne.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoToOne/twoToOne.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262511641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/twocompaddsub/twocompaddsub.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/twocompaddsub/twocompaddsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoCompAddSub " "Found entity 1: twoCompAddSub" {  } { { "../twoCompAddSub/twoCompAddSub.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262511644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/twocomp/twocomp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/twocomp/twocomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoComp " "Found entity 1: twoComp" {  } { { "../twoComp/twoComp.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoComp/twoComp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262511646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/accumulator/accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/accumulator/accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "../accumulator/accumulator.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/accumulator/accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262511648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262511651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/controller/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/controller/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262511653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/controllertester/controllertester.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/controllertester/controllertester.v" { { "Info" "ISGN_ENTITY_NAME" "1 controllerTester " "Found entity 1: controllerTester" {  } { { "../controllerTester/controllerTester.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controllerTester/controllerTester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262511656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511656 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "binaryCounter.v(7) " "Verilog HDL information at binaryCounter.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651262511658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/binarycounter/binarycounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/binarycounter/binarycounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 binaryCounter " "Found entity 1: binaryCounter" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262511658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/pinpout/pinpout.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/pinpout/pinpout.v" { { "Info" "ISGN_ENTITY_NAME" "1 pInPOut " "Found entity 1: pInPOut" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262511660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/instructiondecoder/instructiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/instructiondecoder/instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionDecoder " "Found entity 1: instructionDecoder" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262511663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/ramtestercode/binary2seven/binary2seven.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/ramtestercode/binary2seven/binary2seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2seven " "Found entity 1: binary2seven" {  } { { "../RAMtesterCode/binary2seven/binary2seven.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/binary2seven/binary2seven.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262511665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/ramtestercode/binup/binup.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/ramtestercode/binup/binup.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinUp " "Found entity 1: BinUp" {  } { { "../RAMtesterCode/BinUp/BinUp.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/BinUp/BinUp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262511668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/ramtestercode/lab11ram/lab11ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/ramtestercode/lab11ram/lab11ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab11RAM " "Found entity 1: Lab11RAM" {  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262511670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/ramtestercode/onofftoggle/onofftoggle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/ramtestercode/onofftoggle/onofftoggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffToggle " "Found entity 1: OnOffToggle" {  } { { "../RAMtesterCode/OnOffToggle/OnOffToggle.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/OnOffToggle/OnOffToggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262511673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trisc2.v 1 1 " "Found 1 design units, including 1 entities, in source file trisc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 trisc2 " "Found entity 1: trisc2" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262511675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511675 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "twoCompAddSub.v(10) " "Verilog HDL Instantiation warning at twoCompAddSub.v(10): instance has no name" {  } { { "../twoCompAddSub/twoCompAddSub.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262511676 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "twoCompAddSub.v(11) " "Verilog HDL Instantiation warning at twoCompAddSub.v(11): instance has no name" {  } { { "../twoCompAddSub/twoCompAddSub.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262511676 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "twoCompAddSub.v(12) " "Verilog HDL Instantiation warning at twoCompAddSub.v(12): instance has no name" {  } { { "../twoCompAddSub/twoCompAddSub.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262511676 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "twoCompAddSub.v(13) " "Verilog HDL Instantiation warning at twoCompAddSub.v(13): instance has no name" {  } { { "../twoCompAddSub/twoCompAddSub.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262511676 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "accumulator.v(9) " "Verilog HDL Instantiation warning at accumulator.v(9): instance has no name" {  } { { "../accumulator/accumulator.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/accumulator/accumulator.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262511677 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "accumulator.v(10) " "Verilog HDL Instantiation warning at accumulator.v(10): instance has no name" {  } { { "../accumulator/accumulator.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/accumulator/accumulator.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262511677 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(12) " "Verilog HDL Instantiation warning at alu.v(12): instance has no name" {  } { { "../alu/alu.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262511677 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(19) " "Verilog HDL Instantiation warning at alu.v(19): instance has no name" {  } { { "../alu/alu.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262511677 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "controllerTester.v(6) " "Verilog HDL Instantiation warning at controllerTester.v(6): instance has no name" {  } { { "../controllerTester/controllerTester.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controllerTester/controllerTester.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262511678 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "controllerTester.v(8) " "Verilog HDL Instantiation warning at controllerTester.v(8): instance has no name" {  } { { "../controllerTester/controllerTester.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controllerTester/controllerTester.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262511678 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc2.v(138) " "Verilog HDL Instantiation warning at trisc2.v(138): instance has no name" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 138 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262511679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc2.v(139) " "Verilog HDL Instantiation warning at trisc2.v(139): instance has no name" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 139 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262511679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc2.v(141) " "Verilog HDL Instantiation warning at trisc2.v(141): instance has no name" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 141 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262511679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc2.v(142) " "Verilog HDL Instantiation warning at trisc2.v(142): instance has no name" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 142 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262511679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc2.v(143) " "Verilog HDL Instantiation warning at trisc2.v(143): instance has no name" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 143 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262511679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc2.v(144) " "Verilog HDL Instantiation warning at trisc2.v(144): instance has no name" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 144 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262511679 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trisc2 " "Elaborating entity \"trisc2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651262511751 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accToAlu trisc2.v(50) " "Verilog HDL or VHDL warning at trisc2.v(50): object \"accToAlu\" assigned a value but never read" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651262511753 "|trisc2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MDI\[7..4\] 0 trisc2.v(14) " "Net \"MDI\[7..4\]\" at trisc2.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651262511754 "|trisc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffToggle OnOffToggle:DivideX2 " "Elaborating entity \"OnOffToggle\" for hierarchy \"OnOffToggle:DivideX2\"" {  } { { "trisc2.v" "DivideX2" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262511755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinUp BinUp:AddressGen " "Elaborating entity \"BinUp\" for hierarchy \"BinUp:AddressGen\"" {  } { { "trisc2.v" "AddressGen" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262511757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab11RAM Lab11RAM:RAM " "Elaborating entity \"Lab11RAM\" for hierarchy \"Lab11RAM:RAM\"" {  } { { "trisc2.v" "RAM" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262511759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab11RAM:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Lab11RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "altsyncram_component" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262511820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab11RAM:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Lab11RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262511821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab11RAM:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Lab11RAM:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262511822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262511822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262511822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262511822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262511822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262511822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262511822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262511822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262511822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262511822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262511822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262511822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262511822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262511822 ""}  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651262511822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ene1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ene1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ene1 " "Found entity 1: altsyncram_ene1" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/db/altsyncram_ene1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262511887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ene1 Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated " "Elaborating entity \"altsyncram_ene1\" for hierarchy \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262511888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pInPOut pInPOut:IR " "Elaborating entity \"pInPOut\" for hierarchy \"pInPOut:IR\"" {  } { { "trisc2.v" "IR" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262511891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controllerTester controllerTester:controllerTester_inst " "Elaborating entity \"controllerTester\" for hierarchy \"controllerTester:controllerTester_inst\"" {  } { { "trisc2.v" "controllerTester_inst" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262511893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionDecoder controllerTester:controllerTester_inst\|instructionDecoder:comb_3 " "Elaborating entity \"instructionDecoder\" for hierarchy \"controllerTester:controllerTester_inst\|instructionDecoder:comb_3\"" {  } { { "../controllerTester/controllerTester.v" "comb_3" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controllerTester/controllerTester.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262511895 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "instructionDecoder.v(5) " "Verilog HDL Case Statement warning at instructionDecoder.v(5): incomplete case statement has no default case item" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651262511896 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651262511896 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651262511896 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651262511896 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651262511896 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651262511896 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651262511896 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651262511897 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"h\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651262511897 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651262511897 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651262511897 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651262511897 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k instructionDecoder.v(4) " "Inferred latch for \"k\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511897 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j instructionDecoder.v(4) " "Inferred latch for \"j\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511897 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i instructionDecoder.v(4) " "Inferred latch for \"i\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511897 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h instructionDecoder.v(4) " "Inferred latch for \"h\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511897 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g instructionDecoder.v(4) " "Inferred latch for \"g\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511897 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f instructionDecoder.v(4) " "Inferred latch for \"f\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511897 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e instructionDecoder.v(4) " "Inferred latch for \"e\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511897 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d instructionDecoder.v(4) " "Inferred latch for \"d\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511897 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c instructionDecoder.v(4) " "Inferred latch for \"c\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511897 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b instructionDecoder.v(4) " "Inferred latch for \"b\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511897 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a instructionDecoder.v(4) " "Inferred latch for \"a\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511897 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controllerTester:controllerTester_inst\|controller:comb_4 " "Elaborating entity \"controller\" for hierarchy \"controllerTester:controllerTester_inst\|controller:comb_4\"" {  } { { "../controllerTester/controllerTester.v" "comb_4" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controllerTester/controllerTester.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262511899 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate controller.v(15) " "Verilog HDL Always Construct warning at controller.v(15): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651262511902 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.T controller.v(15) " "Inferred latch for \"nextstate.T\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511904 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S controller.v(15) " "Inferred latch for \"nextstate.S\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511905 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.R controller.v(15) " "Inferred latch for \"nextstate.R\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511905 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Q controller.v(15) " "Inferred latch for \"nextstate.Q\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511905 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.P controller.v(15) " "Inferred latch for \"nextstate.P\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511905 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.O controller.v(15) " "Inferred latch for \"nextstate.O\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511905 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.N controller.v(15) " "Inferred latch for \"nextstate.N\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511905 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.M controller.v(15) " "Inferred latch for \"nextstate.M\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511906 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.L controller.v(15) " "Inferred latch for \"nextstate.L\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511906 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.K controller.v(15) " "Inferred latch for \"nextstate.K\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511906 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.J controller.v(15) " "Inferred latch for \"nextstate.J\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511906 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.I controller.v(15) " "Inferred latch for \"nextstate.I\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511906 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.H controller.v(15) " "Inferred latch for \"nextstate.H\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511906 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.G controller.v(15) " "Inferred latch for \"nextstate.G\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511906 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.F controller.v(15) " "Inferred latch for \"nextstate.F\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511906 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.E controller.v(15) " "Inferred latch for \"nextstate.E\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511907 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.D controller.v(15) " "Inferred latch for \"nextstate.D\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511907 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.C controller.v(15) " "Inferred latch for \"nextstate.C\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511907 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.B controller.v(15) " "Inferred latch for \"nextstate.B\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262511907 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "trisc2.v" "alu_inst" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262512005 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(15) " "Verilog HDL assignment warning at alu.v(15): truncated value with size 32 to match size of target (1)" {  } { { "../alu/alu.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651262512006 "|trisc2|alu:comb_28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(16) " "Verilog HDL assignment warning at alu.v(16): truncated value with size 32 to match size of target (1)" {  } { { "../alu/alu.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651262512007 "|trisc2|alu:comb_28"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoCompAddSub alu:alu_inst\|twoCompAddSub:comb_3 " "Elaborating entity \"twoCompAddSub\" for hierarchy \"alu:alu_inst\|twoCompAddSub:comb_3\"" {  } { { "../alu/alu.v" "comb_3" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262512009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAbehav alu:alu_inst\|twoCompAddSub:comb_3\|FAbehav:comb_4 " "Elaborating entity \"FAbehav\" for hierarchy \"alu:alu_inst\|twoCompAddSub:comb_3\|FAbehav:comb_4\"" {  } { { "../twoCompAddSub/twoCompAddSub.v" "comb_4" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262512011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoComp alu:alu_inst\|twoComp:comb_26 " "Elaborating entity \"twoComp\" for hierarchy \"alu:alu_inst\|twoComp:comb_26\"" {  } { { "../alu/alu.v" "comb_26" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262512016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:accumulator_inst " "Elaborating entity \"accumulator\" for hierarchy \"accumulator:accumulator_inst\"" {  } { { "trisc2.v" "accumulator_inst" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262512019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoToOne accumulator:accumulator_inst\|twoToOne:comb_3 " "Elaborating entity \"twoToOne\" for hierarchy \"accumulator:accumulator_inst\|twoToOne:comb_3\"" {  } { { "../accumulator/accumulator.v" "comb_3" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/accumulator/accumulator.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262512020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryCounter accumulator:accumulator_inst\|binaryCounter:comb_4 " "Elaborating entity \"binaryCounter\" for hierarchy \"accumulator:accumulator_inst\|binaryCounter:comb_4\"" {  } { { "../accumulator/accumulator.v" "comb_4" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/accumulator/accumulator.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262512023 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryCounter.v(13) " "Verilog HDL assignment warning at binaryCounter.v(13): truncated value with size 32 to match size of target (4)" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651262512023 "|trisc2|accumulator:accumulator_inst|binaryCounter:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2seven binary2seven:comb_42 " "Elaborating entity \"binary2seven\" for hierarchy \"binary2seven:comb_42\"" {  } { { "trisc2.v" "comb_42" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262512027 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RAMin " "Found clock multiplexer RAMin" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651262512250 "|trisc2|RAMin"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1651262512250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controllerTester:controllerTester_inst\|instructionDecoder:comb_3\|h " "Latch controllerTester:controllerTester_inst\|instructionDecoder:comb_3\|h has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pInPOut:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal pInPOut:IR\|Q\[0\]" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651262512630 ""}  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651262512630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controllerTester:controllerTester_inst\|instructionDecoder:comb_3\|g " "Latch controllerTester:controllerTester_inst\|instructionDecoder:comb_3\|g has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pInPOut:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal pInPOut:IR\|Q\[0\]" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651262512631 ""}  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651262512631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controllerTester:controllerTester_inst\|instructionDecoder:comb_3\|f " "Latch controllerTester:controllerTester_inst\|instructionDecoder:comb_3\|f has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pInPOut:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal pInPOut:IR\|Q\[0\]" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651262512631 ""}  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651262512631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controllerTester:controllerTester_inst\|instructionDecoder:comb_3\|c " "Latch controllerTester:controllerTester_inst\|instructionDecoder:comb_3\|c has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pInPOut:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal pInPOut:IR\|Q\[0\]" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651262512631 ""}  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651262512631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controllerTester:controllerTester_inst\|instructionDecoder:comb_3\|b " "Latch controllerTester:controllerTester_inst\|instructionDecoder:comb_3\|b has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pInPOut:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal pInPOut:IR\|Q\[0\]" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651262512631 ""}  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651262512631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controllerTester:controllerTester_inst\|instructionDecoder:comb_3\|a " "Latch controllerTester:controllerTester_inst\|instructionDecoder:comb_3\|a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pInPOut:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal pInPOut:IR\|Q\[0\]" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651262512631 ""}  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651262512631 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "binaryCounter:binaryCounter_inst\|Q\[0\] binaryCounter:binaryCounter_inst\|Q\[0\]~_emulated binaryCounter:binaryCounter_inst\|Q\[0\]~1 " "Register \"binaryCounter:binaryCounter_inst\|Q\[0\]\" is converted into an equivalent circuit using register \"binaryCounter:binaryCounter_inst\|Q\[0\]~_emulated\" and latch \"binaryCounter:binaryCounter_inst\|Q\[0\]~1\"" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651262512632 "|trisc2|binaryCounter:binaryCounter_inst|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "binaryCounter:binaryCounter_inst\|Q\[1\] binaryCounter:binaryCounter_inst\|Q\[1\]~_emulated binaryCounter:binaryCounter_inst\|Q\[1\]~6 " "Register \"binaryCounter:binaryCounter_inst\|Q\[1\]\" is converted into an equivalent circuit using register \"binaryCounter:binaryCounter_inst\|Q\[1\]~_emulated\" and latch \"binaryCounter:binaryCounter_inst\|Q\[1\]~6\"" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651262512632 "|trisc2|binaryCounter:binaryCounter_inst|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "binaryCounter:binaryCounter_inst\|Q\[2\] binaryCounter:binaryCounter_inst\|Q\[2\]~_emulated binaryCounter:binaryCounter_inst\|Q\[2\]~11 " "Register \"binaryCounter:binaryCounter_inst\|Q\[2\]\" is converted into an equivalent circuit using register \"binaryCounter:binaryCounter_inst\|Q\[2\]~_emulated\" and latch \"binaryCounter:binaryCounter_inst\|Q\[2\]~11\"" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651262512632 "|trisc2|binaryCounter:binaryCounter_inst|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "binaryCounter:binaryCounter_inst\|Q\[3\] binaryCounter:binaryCounter_inst\|Q\[3\]~_emulated binaryCounter:binaryCounter_inst\|Q\[3\]~16 " "Register \"binaryCounter:binaryCounter_inst\|Q\[3\]\" is converted into an equivalent circuit using register \"binaryCounter:binaryCounter_inst\|Q\[3\]~_emulated\" and latch \"binaryCounter:binaryCounter_inst\|Q\[3\]~16\"" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651262512632 "|trisc2|binaryCounter:binaryCounter_inst|Q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[0\] accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[0\]~_emulated accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[0\]~1 " "Register \"accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[0\]\" is converted into an equivalent circuit using register \"accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[0\]~_emulated\" and latch \"accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[0\]~1\"" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651262512632 "|trisc2|accumulator:accumulator_inst|binaryCounter:comb_4|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[1\] accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[1\]~_emulated accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[1\]~6 " "Register \"accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[1\]\" is converted into an equivalent circuit using register \"accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[1\]~_emulated\" and latch \"accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[1\]~6\"" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651262512632 "|trisc2|accumulator:accumulator_inst|binaryCounter:comb_4|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[2\] accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[2\]~_emulated accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[2\]~11 " "Register \"accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[2\]\" is converted into an equivalent circuit using register \"accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[2\]~_emulated\" and latch \"accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[2\]~11\"" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651262512632 "|trisc2|accumulator:accumulator_inst|binaryCounter:comb_4|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[3\] accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[3\]~_emulated accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[3\]~16 " "Register \"accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[3\]\" is converted into an equivalent circuit using register \"accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[3\]~_emulated\" and latch \"accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[3\]~16\"" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651262512632 "|trisc2|accumulator:accumulator_inst|binaryCounter:comb_4|Q[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1651262512632 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c12 GND " "Pin \"c12\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651262512674 "|trisc2|c12"} { "Warning" "WMLS_MLS_STUCK_PIN" "c13 GND " "Pin \"c13\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651262512674 "|trisc2|c13"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651262512674 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651262512779 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651262513218 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "OnOffToggle:DivideX2\|Mult0 " "Logic cell \"OnOffToggle:DivideX2\|Mult0\"" {  } { { "../RAMtesterCode/OnOffToggle/OnOffToggle.v" "Mult0" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/OnOffToggle/OnOffToggle.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651262513224 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1651262513224 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/output_files/trisc2.map.smsg " "Generated suppressed messages file C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/output_files/trisc2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262513269 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651262513491 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262513491 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "273 " "Implemented 273 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651262513567 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651262513567 ""} { "Info" "ICUT_CUT_TM_LCELLS" "195 " "Implemented 195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651262513567 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651262513567 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651262513567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651262513594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 29 15:01:53 2022 " "Processing ended: Fri Apr 29 15:01:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651262513594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651262513594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651262513594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262513594 ""}
