INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator_LG/Accelerator_LG.srcs/sources_1/ip/clk_aux/clk_aux_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_aux_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator_LG/Accelerator_LG.srcs/sources_1/ip/clk_aux/clk_aux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_aux
