Single cycle 32 bit MIPS. 
That implements next instructions: add, addu, sub, subu, and, or, xor, nor, slt, sltu, sllv, rorv, srlv, srav, sll, ror, srl, sra, addi, addiu, andi, ori, xori, lui, j, jr, beq, bne, lw, sw.
