

================================================================
== Vitis HLS Report for 'matmul_Pipeline_VITIS_LOOP_64_10'
================================================================
* Date:           Mon Apr  8 23:46:04 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        dma_ps
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.200 ns|     2.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      309|      309|  3.090 us|  3.090 us|  309|  309|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_10  |      307|      307|        23|         19|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 19, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 19, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [dma_ps.cpp:64]   --->   Operation 26 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mux_case_156363460_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_156363460"   --->   Operation 27 'read' 'mux_case_156363460_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mux_case_146353450_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_146353450"   --->   Operation 28 'read' 'mux_case_146353450_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mux_case_136343440_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_136343440"   --->   Operation 29 'read' 'mux_case_136343440_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mux_case_126333430_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_126333430"   --->   Operation 30 'read' 'mux_case_126333430_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mux_case_116323420_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_116323420"   --->   Operation 31 'read' 'mux_case_116323420_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mux_case_106313410_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_106313410"   --->   Operation 32 'read' 'mux_case_106313410_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mux_case_96303400_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_96303400"   --->   Operation 33 'read' 'mux_case_96303400_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mux_case_86293390_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_86293390"   --->   Operation 34 'read' 'mux_case_86293390_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mux_case_76283380_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_76283380"   --->   Operation 35 'read' 'mux_case_76283380_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mux_case_66273370_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_66273370"   --->   Operation 36 'read' 'mux_case_66273370_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mux_case_56263360_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_56263360"   --->   Operation 37 'read' 'mux_case_56263360_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mux_case_46253350_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_46253350"   --->   Operation 38 'read' 'mux_case_46253350_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mux_case_36243340_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_36243340"   --->   Operation 39 'read' 'mux_case_36243340_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mux_case_26233330_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_26233330"   --->   Operation 40 'read' 'mux_case_26233330_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mux_case_16223320_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_16223320"   --->   Operation 41 'read' 'mux_case_16223320_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mux_case_06213310_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_06213310"   --->   Operation 42 'read' 'mux_case_06213310_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mux_case_156203300_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_156203300"   --->   Operation 43 'read' 'mux_case_156203300_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mux_case_146193290_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_146193290"   --->   Operation 44 'read' 'mux_case_146193290_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mux_case_136183280_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_136183280"   --->   Operation 45 'read' 'mux_case_136183280_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mux_case_126173270_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_126173270"   --->   Operation 46 'read' 'mux_case_126173270_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mux_case_116163260_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_116163260"   --->   Operation 47 'read' 'mux_case_116163260_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mux_case_106153250_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_106153250"   --->   Operation 48 'read' 'mux_case_106153250_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mux_case_96143240_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_96143240"   --->   Operation 49 'read' 'mux_case_96143240_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mux_case_86133230_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_86133230"   --->   Operation 50 'read' 'mux_case_86133230_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mux_case_76123220_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_76123220"   --->   Operation 51 'read' 'mux_case_76123220_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mux_case_66113210_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_66113210"   --->   Operation 52 'read' 'mux_case_66113210_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mux_case_56103200_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_56103200"   --->   Operation 53 'read' 'mux_case_56103200_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mux_case_46093190_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_46093190"   --->   Operation 54 'read' 'mux_case_46093190_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mux_case_36083180_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_36083180"   --->   Operation 55 'read' 'mux_case_36083180_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mux_case_26073170_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_26073170"   --->   Operation 56 'read' 'mux_case_26073170_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mux_case_16063160_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_16063160"   --->   Operation 57 'read' 'mux_case_16063160_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mux_case_06053150_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_06053150"   --->   Operation 58 'read' 'mux_case_06053150_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mux_case_156043140_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_156043140"   --->   Operation 59 'read' 'mux_case_156043140_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mux_case_146033130_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_146033130"   --->   Operation 60 'read' 'mux_case_146033130_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mux_case_136023120_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_136023120"   --->   Operation 61 'read' 'mux_case_136023120_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mux_case_126013110_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_126013110"   --->   Operation 62 'read' 'mux_case_126013110_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mux_case_116003100_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_116003100"   --->   Operation 63 'read' 'mux_case_116003100_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mux_case_105993090_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_105993090"   --->   Operation 64 'read' 'mux_case_105993090_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mux_case_95983080_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_95983080"   --->   Operation 65 'read' 'mux_case_95983080_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mux_case_85973070_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_85973070"   --->   Operation 66 'read' 'mux_case_85973070_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mux_case_75963060_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_75963060"   --->   Operation 67 'read' 'mux_case_75963060_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mux_case_65953050_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_65953050"   --->   Operation 68 'read' 'mux_case_65953050_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mux_case_55943040_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_55943040"   --->   Operation 69 'read' 'mux_case_55943040_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mux_case_45933030_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_45933030"   --->   Operation 70 'read' 'mux_case_45933030_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mux_case_35923020_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_35923020"   --->   Operation 71 'read' 'mux_case_35923020_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mux_case_25913010_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_25913010"   --->   Operation 72 'read' 'mux_case_25913010_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mux_case_15903000_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15903000"   --->   Operation 73 'read' 'mux_case_15903000_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mux_case_05892990_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_05892990"   --->   Operation 74 'read' 'mux_case_05892990_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mux_case_155882980_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_155882980"   --->   Operation 75 'read' 'mux_case_155882980_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mux_case_145872970_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_145872970"   --->   Operation 76 'read' 'mux_case_145872970_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mux_case_135862960_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_135862960"   --->   Operation 77 'read' 'mux_case_135862960_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mux_case_125852950_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_125852950"   --->   Operation 78 'read' 'mux_case_125852950_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mux_case_115842940_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_115842940"   --->   Operation 79 'read' 'mux_case_115842940_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mux_case_105832930_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_105832930"   --->   Operation 80 'read' 'mux_case_105832930_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%mux_case_95822920_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_95822920"   --->   Operation 81 'read' 'mux_case_95822920_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%mux_case_85812910_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_85812910"   --->   Operation 82 'read' 'mux_case_85812910_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mux_case_75802900_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_75802900"   --->   Operation 83 'read' 'mux_case_75802900_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mux_case_65792890_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_65792890"   --->   Operation 84 'read' 'mux_case_65792890_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%mux_case_55782880_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_55782880"   --->   Operation 85 'read' 'mux_case_55782880_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mux_case_45772870_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_45772870"   --->   Operation 86 'read' 'mux_case_45772870_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%mux_case_35762860_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_35762860"   --->   Operation 87 'read' 'mux_case_35762860_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mux_case_25752850_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_25752850"   --->   Operation 88 'read' 'mux_case_25752850_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%mux_case_15742840_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15742840"   --->   Operation 89 'read' 'mux_case_15742840_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%mux_case_05732830_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_05732830"   --->   Operation 90 'read' 'mux_case_05732830_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mux_case_155722820_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_155722820"   --->   Operation 91 'read' 'mux_case_155722820_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%mux_case_145712810_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_145712810"   --->   Operation 92 'read' 'mux_case_145712810_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mux_case_135702800_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_135702800"   --->   Operation 93 'read' 'mux_case_135702800_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%mux_case_125692790_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_125692790"   --->   Operation 94 'read' 'mux_case_125692790_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%mux_case_115682780_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_115682780"   --->   Operation 95 'read' 'mux_case_115682780_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%mux_case_105672770_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_105672770"   --->   Operation 96 'read' 'mux_case_105672770_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%mux_case_95662760_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_95662760"   --->   Operation 97 'read' 'mux_case_95662760_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mux_case_85652750_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_85652750"   --->   Operation 98 'read' 'mux_case_85652750_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%mux_case_75642740_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_75642740"   --->   Operation 99 'read' 'mux_case_75642740_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%mux_case_65632730_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_65632730"   --->   Operation 100 'read' 'mux_case_65632730_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%mux_case_55622720_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_55622720"   --->   Operation 101 'read' 'mux_case_55622720_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%mux_case_45612710_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_45612710"   --->   Operation 102 'read' 'mux_case_45612710_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%mux_case_35602700_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_35602700"   --->   Operation 103 'read' 'mux_case_35602700_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%mux_case_25592690_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_25592690"   --->   Operation 104 'read' 'mux_case_25592690_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%mux_case_15582680_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15582680"   --->   Operation 105 'read' 'mux_case_15582680_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%mux_case_05572670_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_05572670"   --->   Operation 106 'read' 'mux_case_05572670_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%mux_case_155562660_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_155562660"   --->   Operation 107 'read' 'mux_case_155562660_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%mux_case_145552650_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_145552650"   --->   Operation 108 'read' 'mux_case_145552650_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%mux_case_135542640_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_135542640"   --->   Operation 109 'read' 'mux_case_135542640_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%mux_case_125532630_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_125532630"   --->   Operation 110 'read' 'mux_case_125532630_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%mux_case_115522620_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_115522620"   --->   Operation 111 'read' 'mux_case_115522620_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%mux_case_105512610_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_105512610"   --->   Operation 112 'read' 'mux_case_105512610_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%mux_case_95502600_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_95502600"   --->   Operation 113 'read' 'mux_case_95502600_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%mux_case_85492590_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_85492590"   --->   Operation 114 'read' 'mux_case_85492590_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%mux_case_75482580_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_75482580"   --->   Operation 115 'read' 'mux_case_75482580_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%mux_case_65472570_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_65472570"   --->   Operation 116 'read' 'mux_case_65472570_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%mux_case_55462560_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_55462560"   --->   Operation 117 'read' 'mux_case_55462560_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%mux_case_45452550_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_45452550"   --->   Operation 118 'read' 'mux_case_45452550_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%mux_case_35442540_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_35442540"   --->   Operation 119 'read' 'mux_case_35442540_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%mux_case_25432530_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_25432530"   --->   Operation 120 'read' 'mux_case_25432530_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%mux_case_15422520_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15422520"   --->   Operation 121 'read' 'mux_case_15422520_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%mux_case_05412510_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_05412510"   --->   Operation 122 'read' 'mux_case_05412510_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%mux_case_155402500_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_155402500"   --->   Operation 123 'read' 'mux_case_155402500_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%mux_case_145392490_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_145392490"   --->   Operation 124 'read' 'mux_case_145392490_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%mux_case_135382480_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_135382480"   --->   Operation 125 'read' 'mux_case_135382480_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%mux_case_125372470_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_125372470"   --->   Operation 126 'read' 'mux_case_125372470_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%mux_case_115362460_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_115362460"   --->   Operation 127 'read' 'mux_case_115362460_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%mux_case_105352450_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_105352450"   --->   Operation 128 'read' 'mux_case_105352450_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%mux_case_95342440_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_95342440"   --->   Operation 129 'read' 'mux_case_95342440_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%mux_case_85332430_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_85332430"   --->   Operation 130 'read' 'mux_case_85332430_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%mux_case_75322420_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_75322420"   --->   Operation 131 'read' 'mux_case_75322420_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%mux_case_65312410_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_65312410"   --->   Operation 132 'read' 'mux_case_65312410_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%mux_case_55302400_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_55302400"   --->   Operation 133 'read' 'mux_case_55302400_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%mux_case_45292390_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_45292390"   --->   Operation 134 'read' 'mux_case_45292390_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%mux_case_35282380_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_35282380"   --->   Operation 135 'read' 'mux_case_35282380_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%mux_case_25272370_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_25272370"   --->   Operation 136 'read' 'mux_case_25272370_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%mux_case_15262360_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15262360"   --->   Operation 137 'read' 'mux_case_15262360_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%mux_case_05252350_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_05252350"   --->   Operation 138 'read' 'mux_case_05252350_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%mux_case_155242340_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_155242340"   --->   Operation 139 'read' 'mux_case_155242340_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%mux_case_145232330_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_145232330"   --->   Operation 140 'read' 'mux_case_145232330_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%mux_case_135222320_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_135222320"   --->   Operation 141 'read' 'mux_case_135222320_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%mux_case_125212310_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_125212310"   --->   Operation 142 'read' 'mux_case_125212310_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%mux_case_115202300_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_115202300"   --->   Operation 143 'read' 'mux_case_115202300_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%mux_case_105192290_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_105192290"   --->   Operation 144 'read' 'mux_case_105192290_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%mux_case_95182280_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_95182280"   --->   Operation 145 'read' 'mux_case_95182280_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%mux_case_85172270_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_85172270"   --->   Operation 146 'read' 'mux_case_85172270_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%mux_case_75162260_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_75162260"   --->   Operation 147 'read' 'mux_case_75162260_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%mux_case_65152250_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_65152250"   --->   Operation 148 'read' 'mux_case_65152250_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%mux_case_55142240_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_55142240"   --->   Operation 149 'read' 'mux_case_55142240_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%mux_case_45132230_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_45132230"   --->   Operation 150 'read' 'mux_case_45132230_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%mux_case_35122220_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_35122220"   --->   Operation 151 'read' 'mux_case_35122220_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%mux_case_25112210_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_25112210"   --->   Operation 152 'read' 'mux_case_25112210_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%mux_case_15102200_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_15102200"   --->   Operation 153 'read' 'mux_case_15102200_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%mux_case_05092190_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_05092190"   --->   Operation 154 'read' 'mux_case_05092190_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%mux_case_155082180_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_155082180"   --->   Operation 155 'read' 'mux_case_155082180_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%mux_case_145072170_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_145072170"   --->   Operation 156 'read' 'mux_case_145072170_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%mux_case_135062160_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_135062160"   --->   Operation 157 'read' 'mux_case_135062160_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%mux_case_125052150_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_125052150"   --->   Operation 158 'read' 'mux_case_125052150_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%mux_case_115042140_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_115042140"   --->   Operation 159 'read' 'mux_case_115042140_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%mux_case_105032130_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_105032130"   --->   Operation 160 'read' 'mux_case_105032130_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%mux_case_95022120_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_95022120"   --->   Operation 161 'read' 'mux_case_95022120_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%mux_case_85012110_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_85012110"   --->   Operation 162 'read' 'mux_case_85012110_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%mux_case_75002100_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_75002100"   --->   Operation 163 'read' 'mux_case_75002100_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%mux_case_64992090_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_64992090"   --->   Operation 164 'read' 'mux_case_64992090_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%mux_case_54982080_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_54982080"   --->   Operation 165 'read' 'mux_case_54982080_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%mux_case_44972070_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_44972070"   --->   Operation 166 'read' 'mux_case_44972070_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%mux_case_34962060_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_34962060"   --->   Operation 167 'read' 'mux_case_34962060_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%mux_case_24952050_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_24952050"   --->   Operation 168 'read' 'mux_case_24952050_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%mux_case_14942040_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14942040"   --->   Operation 169 'read' 'mux_case_14942040_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%mux_case_04932030_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_04932030"   --->   Operation 170 'read' 'mux_case_04932030_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%mux_case_154922020_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_154922020"   --->   Operation 171 'read' 'mux_case_154922020_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%mux_case_144912010_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_144912010"   --->   Operation 172 'read' 'mux_case_144912010_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%mux_case_134902000_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_134902000"   --->   Operation 173 'read' 'mux_case_134902000_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%mux_case_124891990_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_124891990"   --->   Operation 174 'read' 'mux_case_124891990_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%mux_case_114881980_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_114881980"   --->   Operation 175 'read' 'mux_case_114881980_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%mux_case_104871970_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_104871970"   --->   Operation 176 'read' 'mux_case_104871970_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%mux_case_94861960_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_94861960"   --->   Operation 177 'read' 'mux_case_94861960_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%mux_case_84851950_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_84851950"   --->   Operation 178 'read' 'mux_case_84851950_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%mux_case_74841940_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_74841940"   --->   Operation 179 'read' 'mux_case_74841940_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%mux_case_64831930_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_64831930"   --->   Operation 180 'read' 'mux_case_64831930_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%mux_case_54821920_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_54821920"   --->   Operation 181 'read' 'mux_case_54821920_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%mux_case_44811910_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_44811910"   --->   Operation 182 'read' 'mux_case_44811910_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%mux_case_34801900_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_34801900"   --->   Operation 183 'read' 'mux_case_34801900_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%mux_case_24791890_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_24791890"   --->   Operation 184 'read' 'mux_case_24791890_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%mux_case_14781880_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14781880"   --->   Operation 185 'read' 'mux_case_14781880_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%mux_case_04771870_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_04771870"   --->   Operation 186 'read' 'mux_case_04771870_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%mux_case_154761860_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_154761860"   --->   Operation 187 'read' 'mux_case_154761860_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%mux_case_144751850_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_144751850"   --->   Operation 188 'read' 'mux_case_144751850_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%mux_case_134741840_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_134741840"   --->   Operation 189 'read' 'mux_case_134741840_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%mux_case_124731830_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_124731830"   --->   Operation 190 'read' 'mux_case_124731830_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%mux_case_114721820_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_114721820"   --->   Operation 191 'read' 'mux_case_114721820_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%mux_case_104711810_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_104711810"   --->   Operation 192 'read' 'mux_case_104711810_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%mux_case_94701800_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_94701800"   --->   Operation 193 'read' 'mux_case_94701800_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%mux_case_84691790_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_84691790"   --->   Operation 194 'read' 'mux_case_84691790_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%mux_case_74681780_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_74681780"   --->   Operation 195 'read' 'mux_case_74681780_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%mux_case_64671770_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_64671770"   --->   Operation 196 'read' 'mux_case_64671770_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%mux_case_54661760_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_54661760"   --->   Operation 197 'read' 'mux_case_54661760_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%mux_case_44651750_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_44651750"   --->   Operation 198 'read' 'mux_case_44651750_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%mux_case_34641740_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_34641740"   --->   Operation 199 'read' 'mux_case_34641740_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%mux_case_24631730_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_24631730"   --->   Operation 200 'read' 'mux_case_24631730_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%mux_case_14621720_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14621720"   --->   Operation 201 'read' 'mux_case_14621720_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%mux_case_04611710_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_04611710"   --->   Operation 202 'read' 'mux_case_04611710_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%mux_case_154601700_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_154601700"   --->   Operation 203 'read' 'mux_case_154601700_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%mux_case_144591690_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_144591690"   --->   Operation 204 'read' 'mux_case_144591690_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%mux_case_134581680_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_134581680"   --->   Operation 205 'read' 'mux_case_134581680_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%mux_case_124571670_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_124571670"   --->   Operation 206 'read' 'mux_case_124571670_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%mux_case_114561660_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_114561660"   --->   Operation 207 'read' 'mux_case_114561660_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%mux_case_104551650_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_104551650"   --->   Operation 208 'read' 'mux_case_104551650_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%mux_case_94541640_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_94541640"   --->   Operation 209 'read' 'mux_case_94541640_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%mux_case_84531630_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_84531630"   --->   Operation 210 'read' 'mux_case_84531630_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%mux_case_74521620_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_74521620"   --->   Operation 211 'read' 'mux_case_74521620_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%mux_case_64511610_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_64511610"   --->   Operation 212 'read' 'mux_case_64511610_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%mux_case_54501600_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_54501600"   --->   Operation 213 'read' 'mux_case_54501600_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%mux_case_44491590_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_44491590"   --->   Operation 214 'read' 'mux_case_44491590_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%mux_case_34481580_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_34481580"   --->   Operation 215 'read' 'mux_case_34481580_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%mux_case_24471570_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_24471570"   --->   Operation 216 'read' 'mux_case_24471570_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%mux_case_14461560_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14461560"   --->   Operation 217 'read' 'mux_case_14461560_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%mux_case_04451550_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_04451550"   --->   Operation 218 'read' 'mux_case_04451550_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%mux_case_154441540_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_154441540"   --->   Operation 219 'read' 'mux_case_154441540_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%mux_case_144431530_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_144431530"   --->   Operation 220 'read' 'mux_case_144431530_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%mux_case_134421520_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_134421520"   --->   Operation 221 'read' 'mux_case_134421520_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%mux_case_124411510_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_124411510"   --->   Operation 222 'read' 'mux_case_124411510_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%mux_case_114401500_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_114401500"   --->   Operation 223 'read' 'mux_case_114401500_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%mux_case_104391490_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_104391490"   --->   Operation 224 'read' 'mux_case_104391490_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%mux_case_94381480_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_94381480"   --->   Operation 225 'read' 'mux_case_94381480_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%mux_case_84371470_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_84371470"   --->   Operation 226 'read' 'mux_case_84371470_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%mux_case_74361460_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_74361460"   --->   Operation 227 'read' 'mux_case_74361460_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%mux_case_64351450_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_64351450"   --->   Operation 228 'read' 'mux_case_64351450_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%mux_case_54341440_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_54341440"   --->   Operation 229 'read' 'mux_case_54341440_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%mux_case_44331430_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_44331430"   --->   Operation 230 'read' 'mux_case_44331430_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%mux_case_34321420_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_34321420"   --->   Operation 231 'read' 'mux_case_34321420_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%mux_case_24311410_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_24311410"   --->   Operation 232 'read' 'mux_case_24311410_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%mux_case_14301400_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14301400"   --->   Operation 233 'read' 'mux_case_14301400_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%mux_case_04291390_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_04291390"   --->   Operation 234 'read' 'mux_case_04291390_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%mux_case_154281380_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_154281380"   --->   Operation 235 'read' 'mux_case_154281380_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%mux_case_144271370_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_144271370"   --->   Operation 236 'read' 'mux_case_144271370_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%mux_case_134261360_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_134261360"   --->   Operation 237 'read' 'mux_case_134261360_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%mux_case_124251350_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_124251350"   --->   Operation 238 'read' 'mux_case_124251350_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%mux_case_114241340_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_114241340"   --->   Operation 239 'read' 'mux_case_114241340_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%mux_case_104231330_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_104231330"   --->   Operation 240 'read' 'mux_case_104231330_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%mux_case_94221320_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_94221320"   --->   Operation 241 'read' 'mux_case_94221320_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%mux_case_84211310_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_84211310"   --->   Operation 242 'read' 'mux_case_84211310_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%mux_case_74201300_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_74201300"   --->   Operation 243 'read' 'mux_case_74201300_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%mux_case_64191290_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_64191290"   --->   Operation 244 'read' 'mux_case_64191290_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%mux_case_54181280_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_54181280"   --->   Operation 245 'read' 'mux_case_54181280_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%mux_case_44171270_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_44171270"   --->   Operation 246 'read' 'mux_case_44171270_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%mux_case_34161260_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_34161260"   --->   Operation 247 'read' 'mux_case_34161260_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%mux_case_24151250_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_24151250"   --->   Operation 248 'read' 'mux_case_24151250_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%mux_case_14141240_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14141240"   --->   Operation 249 'read' 'mux_case_14141240_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%mux_case_04131230_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_04131230"   --->   Operation 250 'read' 'mux_case_04131230_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%mux_case_154121220_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_154121220"   --->   Operation 251 'read' 'mux_case_154121220_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%mux_case_144111210_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_144111210"   --->   Operation 252 'read' 'mux_case_144111210_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%mux_case_134101200_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_134101200"   --->   Operation 253 'read' 'mux_case_134101200_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%mux_case_124091190_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_124091190"   --->   Operation 254 'read' 'mux_case_124091190_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%mux_case_114081180_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_114081180"   --->   Operation 255 'read' 'mux_case_114081180_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%mux_case_104071170_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_104071170"   --->   Operation 256 'read' 'mux_case_104071170_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%mux_case_94061160_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_94061160"   --->   Operation 257 'read' 'mux_case_94061160_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%mux_case_84051150_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_84051150"   --->   Operation 258 'read' 'mux_case_84051150_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%mux_case_74041140_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_74041140"   --->   Operation 259 'read' 'mux_case_74041140_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%mux_case_64031130_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_64031130"   --->   Operation 260 'read' 'mux_case_64031130_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%mux_case_54021120_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_54021120"   --->   Operation 261 'read' 'mux_case_54021120_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%mux_case_44011110_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_44011110"   --->   Operation 262 'read' 'mux_case_44011110_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%mux_case_34001100_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_34001100"   --->   Operation 263 'read' 'mux_case_34001100_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%mux_case_23991090_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_23991090"   --->   Operation 264 'read' 'mux_case_23991090_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%mux_case_13981080_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_13981080"   --->   Operation 265 'read' 'mux_case_13981080_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%mux_case_03971070_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_03971070"   --->   Operation 266 'read' 'mux_case_03971070_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%mux_case_151060_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_151060"   --->   Operation 267 'read' 'mux_case_151060_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%mux_case_141050_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_141050"   --->   Operation 268 'read' 'mux_case_141050_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%mux_case_131040_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_131040"   --->   Operation 269 'read' 'mux_case_131040_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%mux_case_121030_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_121030"   --->   Operation 270 'read' 'mux_case_121030_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%mux_case_111020_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_111020"   --->   Operation 271 'read' 'mux_case_111020_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%mux_case_101010_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_101010"   --->   Operation 272 'read' 'mux_case_101010_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%mux_case_91000_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_91000"   --->   Operation 273 'read' 'mux_case_91000_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%mux_case_8990_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_8990"   --->   Operation 274 'read' 'mux_case_8990_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%mux_case_7980_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_7980"   --->   Operation 275 'read' 'mux_case_7980_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%mux_case_6970_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_6970"   --->   Operation 276 'read' 'mux_case_6970_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%mux_case_5960_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_5960"   --->   Operation 277 'read' 'mux_case_5960_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%mux_case_4950_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_4950"   --->   Operation 278 'read' 'mux_case_4950_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%mux_case_3940_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_3940"   --->   Operation 279 'read' 'mux_case_3940_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%mux_case_2930_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2930"   --->   Operation 280 'read' 'mux_case_2930_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%mux_case_1920_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1920"   --->   Operation 281 'read' 'mux_case_1920_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%mux_case_0910_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_0910"   --->   Operation 282 'read' 'mux_case_0910_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%mem1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mem1"   --->   Operation 283 'read' 'mem1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln31_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %zext_ln31"   --->   Operation 284 'read' 'zext_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln29_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln29_3"   --->   Operation 285 'read' 'zext_ln29_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln29_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %zext_ln29"   --->   Operation 286 'read' 'zext_ln29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%p_mid_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %p_mid"   --->   Operation 287 'read' 'p_mid_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln31_cast = zext i13 %zext_ln31_read"   --->   Operation 288 'zext' 'zext_ln31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln29_3_cast = zext i16 %zext_ln29_3_read"   --->   Operation 289 'zext' 'zext_ln29_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln29_cast = zext i13 %zext_ln29_read"   --->   Operation 290 'zext' 'zext_ln29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %mem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_4, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 291 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.42ns)   --->   "%store_ln64 = store i5 0, i5 %i" [dma_ps.cpp:64]   --->   Operation 292 'store' 'store_ln64' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_68_11"   --->   Operation 293 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [dma_ps.cpp:67]   --->   Operation 294 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.78ns)   --->   "%icmp_ln64 = icmp_eq  i5 %i_1, i5 16" [dma_ps.cpp:64]   --->   Operation 295 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.78ns)   --->   "%add_ln64 = add i5 %i_1, i5 1" [dma_ps.cpp:64]   --->   Operation 296 'add' 'add_ln64' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %VITIS_LOOP_68_11.split, void %for.inc117.exitStub" [dma_ps.cpp:64]   --->   Operation 297 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i5 %i_1" [dma_ps.cpp:64]   --->   Operation 298 'zext' 'zext_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i5 %i_1" [dma_ps.cpp:67]   --->   Operation 299 'trunc' 'trunc_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (1.69ns) (grouped into DSP with root node add_ln67_1)   --->   "%add_ln67 = add i17 %zext_ln64, i17 %p_mid_read" [dma_ps.cpp:67]   --->   Operation 300 'add' 'add_ln67' <Predicate = (!icmp_ln64)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 301 [1/1] (0.00ns) (grouped into DSP with root node add_ln67_1)   --->   "%zext_ln67 = zext i17 %add_ln67" [dma_ps.cpp:67]   --->   Operation 301 'zext' 'zext_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 302 [3/3] (0.99ns) (grouped into DSP with root node add_ln67_1)   --->   "%mul_ln67 = mul i30 %zext_ln67, i30 %zext_ln29_cast" [dma_ps.cpp:67]   --->   Operation 302 'mul' 'mul_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 303 [1/1] (0.48ns)   --->   "%tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16f32.f32.i4, i4 0, i32 %mux_case_0910_read, i4 1, i32 %mux_case_1920_read, i4 2, i32 %mux_case_2930_read, i4 3, i32 %mux_case_3940_read, i4 4, i32 %mux_case_4950_read, i4 5, i32 %mux_case_5960_read, i4 6, i32 %mux_case_6970_read, i4 7, i32 %mux_case_7980_read, i4 8, i32 %mux_case_8990_read, i4 9, i32 %mux_case_91000_read, i4 10, i32 %mux_case_101010_read, i4 11, i32 %mux_case_111020_read, i4 12, i32 %mux_case_121030_read, i4 13, i32 %mux_case_131040_read, i4 14, i32 %mux_case_141050_read, i4 15, i32 %mux_case_151060_read, i32 <undef>, i4 %trunc_ln67" [dma_ps.cpp:70]   --->   Operation 303 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln64)> <Delay = 0.48> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.48ns)   --->   "%tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16f32.f32.i4, i4 0, i32 %mux_case_03971070_read, i4 1, i32 %mux_case_13981080_read, i4 2, i32 %mux_case_23991090_read, i4 3, i32 %mux_case_34001100_read, i4 4, i32 %mux_case_44011110_read, i4 5, i32 %mux_case_54021120_read, i4 6, i32 %mux_case_64031130_read, i4 7, i32 %mux_case_74041140_read, i4 8, i32 %mux_case_84051150_read, i4 9, i32 %mux_case_94061160_read, i4 10, i32 %mux_case_104071170_read, i4 11, i32 %mux_case_114081180_read, i4 12, i32 %mux_case_124091190_read, i4 13, i32 %mux_case_134101200_read, i4 14, i32 %mux_case_144111210_read, i4 15, i32 %mux_case_154121220_read, i32 <undef>, i4 %trunc_ln67" [dma_ps.cpp:70]   --->   Operation 304 'sparsemux' 'tmp_1' <Predicate = (!icmp_ln64)> <Delay = 0.48> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.48ns)   --->   "%tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16f32.f32.i4, i4 0, i32 %mux_case_04131230_read, i4 1, i32 %mux_case_14141240_read, i4 2, i32 %mux_case_24151250_read, i4 3, i32 %mux_case_34161260_read, i4 4, i32 %mux_case_44171270_read, i4 5, i32 %mux_case_54181280_read, i4 6, i32 %mux_case_64191290_read, i4 7, i32 %mux_case_74201300_read, i4 8, i32 %mux_case_84211310_read, i4 9, i32 %mux_case_94221320_read, i4 10, i32 %mux_case_104231330_read, i4 11, i32 %mux_case_114241340_read, i4 12, i32 %mux_case_124251350_read, i4 13, i32 %mux_case_134261360_read, i4 14, i32 %mux_case_144271370_read, i4 15, i32 %mux_case_154281380_read, i32 <undef>, i4 %trunc_ln67" [dma_ps.cpp:70]   --->   Operation 305 'sparsemux' 'tmp_2' <Predicate = (!icmp_ln64)> <Delay = 0.48> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.48ns)   --->   "%tmp_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16f32.f32.i4, i4 0, i32 %mux_case_04291390_read, i4 1, i32 %mux_case_14301400_read, i4 2, i32 %mux_case_24311410_read, i4 3, i32 %mux_case_34321420_read, i4 4, i32 %mux_case_44331430_read, i4 5, i32 %mux_case_54341440_read, i4 6, i32 %mux_case_64351450_read, i4 7, i32 %mux_case_74361460_read, i4 8, i32 %mux_case_84371470_read, i4 9, i32 %mux_case_94381480_read, i4 10, i32 %mux_case_104391490_read, i4 11, i32 %mux_case_114401500_read, i4 12, i32 %mux_case_124411510_read, i4 13, i32 %mux_case_134421520_read, i4 14, i32 %mux_case_144431530_read, i4 15, i32 %mux_case_154441540_read, i32 <undef>, i4 %trunc_ln67" [dma_ps.cpp:70]   --->   Operation 306 'sparsemux' 'tmp_3' <Predicate = (!icmp_ln64)> <Delay = 0.48> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.48ns)   --->   "%tmp_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16f32.f32.i4, i4 0, i32 %mux_case_04451550_read, i4 1, i32 %mux_case_14461560_read, i4 2, i32 %mux_case_24471570_read, i4 3, i32 %mux_case_34481580_read, i4 4, i32 %mux_case_44491590_read, i4 5, i32 %mux_case_54501600_read, i4 6, i32 %mux_case_64511610_read, i4 7, i32 %mux_case_74521620_read, i4 8, i32 %mux_case_84531630_read, i4 9, i32 %mux_case_94541640_read, i4 10, i32 %mux_case_104551650_read, i4 11, i32 %mux_case_114561660_read, i4 12, i32 %mux_case_124571670_read, i4 13, i32 %mux_case_134581680_read, i4 14, i32 %mux_case_144591690_read, i4 15, i32 %mux_case_154601700_read, i32 <undef>, i4 %trunc_ln67" [dma_ps.cpp:70]   --->   Operation 307 'sparsemux' 'tmp_4' <Predicate = (!icmp_ln64)> <Delay = 0.48> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.48ns)   --->   "%tmp_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16f32.f32.i4, i4 0, i32 %mux_case_04611710_read, i4 1, i32 %mux_case_14621720_read, i4 2, i32 %mux_case_24631730_read, i4 3, i32 %mux_case_34641740_read, i4 4, i32 %mux_case_44651750_read, i4 5, i32 %mux_case_54661760_read, i4 6, i32 %mux_case_64671770_read, i4 7, i32 %mux_case_74681780_read, i4 8, i32 %mux_case_84691790_read, i4 9, i32 %mux_case_94701800_read, i4 10, i32 %mux_case_104711810_read, i4 11, i32 %mux_case_114721820_read, i4 12, i32 %mux_case_124731830_read, i4 13, i32 %mux_case_134741840_read, i4 14, i32 %mux_case_144751850_read, i4 15, i32 %mux_case_154761860_read, i32 <undef>, i4 %trunc_ln67" [dma_ps.cpp:70]   --->   Operation 308 'sparsemux' 'tmp_5' <Predicate = (!icmp_ln64)> <Delay = 0.48> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.48ns)   --->   "%tmp_6 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16f32.f32.i4, i4 0, i32 %mux_case_04771870_read, i4 1, i32 %mux_case_14781880_read, i4 2, i32 %mux_case_24791890_read, i4 3, i32 %mux_case_34801900_read, i4 4, i32 %mux_case_44811910_read, i4 5, i32 %mux_case_54821920_read, i4 6, i32 %mux_case_64831930_read, i4 7, i32 %mux_case_74841940_read, i4 8, i32 %mux_case_84851950_read, i4 9, i32 %mux_case_94861960_read, i4 10, i32 %mux_case_104871970_read, i4 11, i32 %mux_case_114881980_read, i4 12, i32 %mux_case_124891990_read, i4 13, i32 %mux_case_134902000_read, i4 14, i32 %mux_case_144912010_read, i4 15, i32 %mux_case_154922020_read, i32 <undef>, i4 %trunc_ln67" [dma_ps.cpp:70]   --->   Operation 309 'sparsemux' 'tmp_6' <Predicate = (!icmp_ln64)> <Delay = 0.48> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.48ns)   --->   "%tmp_7 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16f32.f32.i4, i4 0, i32 %mux_case_04932030_read, i4 1, i32 %mux_case_14942040_read, i4 2, i32 %mux_case_24952050_read, i4 3, i32 %mux_case_34962060_read, i4 4, i32 %mux_case_44972070_read, i4 5, i32 %mux_case_54982080_read, i4 6, i32 %mux_case_64992090_read, i4 7, i32 %mux_case_75002100_read, i4 8, i32 %mux_case_85012110_read, i4 9, i32 %mux_case_95022120_read, i4 10, i32 %mux_case_105032130_read, i4 11, i32 %mux_case_115042140_read, i4 12, i32 %mux_case_125052150_read, i4 13, i32 %mux_case_135062160_read, i4 14, i32 %mux_case_145072170_read, i4 15, i32 %mux_case_155082180_read, i32 <undef>, i4 %trunc_ln67" [dma_ps.cpp:70]   --->   Operation 310 'sparsemux' 'tmp_7' <Predicate = (!icmp_ln64)> <Delay = 0.48> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (0.48ns)   --->   "%tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16f32.f32.i4, i4 0, i32 %mux_case_05092190_read, i4 1, i32 %mux_case_15102200_read, i4 2, i32 %mux_case_25112210_read, i4 3, i32 %mux_case_35122220_read, i4 4, i32 %mux_case_45132230_read, i4 5, i32 %mux_case_55142240_read, i4 6, i32 %mux_case_65152250_read, i4 7, i32 %mux_case_75162260_read, i4 8, i32 %mux_case_85172270_read, i4 9, i32 %mux_case_95182280_read, i4 10, i32 %mux_case_105192290_read, i4 11, i32 %mux_case_115202300_read, i4 12, i32 %mux_case_125212310_read, i4 13, i32 %mux_case_135222320_read, i4 14, i32 %mux_case_145232330_read, i4 15, i32 %mux_case_155242340_read, i32 <undef>, i4 %trunc_ln67" [dma_ps.cpp:70]   --->   Operation 311 'sparsemux' 'tmp_8' <Predicate = (!icmp_ln64)> <Delay = 0.48> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.48ns)   --->   "%tmp_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16f32.f32.i4, i4 0, i32 %mux_case_05252350_read, i4 1, i32 %mux_case_15262360_read, i4 2, i32 %mux_case_25272370_read, i4 3, i32 %mux_case_35282380_read, i4 4, i32 %mux_case_45292390_read, i4 5, i32 %mux_case_55302400_read, i4 6, i32 %mux_case_65312410_read, i4 7, i32 %mux_case_75322420_read, i4 8, i32 %mux_case_85332430_read, i4 9, i32 %mux_case_95342440_read, i4 10, i32 %mux_case_105352450_read, i4 11, i32 %mux_case_115362460_read, i4 12, i32 %mux_case_125372470_read, i4 13, i32 %mux_case_135382480_read, i4 14, i32 %mux_case_145392490_read, i4 15, i32 %mux_case_155402500_read, i32 <undef>, i4 %trunc_ln67" [dma_ps.cpp:70]   --->   Operation 312 'sparsemux' 'tmp_9' <Predicate = (!icmp_ln64)> <Delay = 0.48> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.48ns)   --->   "%tmp_10 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16f32.f32.i4, i4 0, i32 %mux_case_05412510_read, i4 1, i32 %mux_case_15422520_read, i4 2, i32 %mux_case_25432530_read, i4 3, i32 %mux_case_35442540_read, i4 4, i32 %mux_case_45452550_read, i4 5, i32 %mux_case_55462560_read, i4 6, i32 %mux_case_65472570_read, i4 7, i32 %mux_case_75482580_read, i4 8, i32 %mux_case_85492590_read, i4 9, i32 %mux_case_95502600_read, i4 10, i32 %mux_case_105512610_read, i4 11, i32 %mux_case_115522620_read, i4 12, i32 %mux_case_125532630_read, i4 13, i32 %mux_case_135542640_read, i4 14, i32 %mux_case_145552650_read, i4 15, i32 %mux_case_155562660_read, i32 <undef>, i4 %trunc_ln67" [dma_ps.cpp:70]   --->   Operation 313 'sparsemux' 'tmp_10' <Predicate = (!icmp_ln64)> <Delay = 0.48> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 314 [1/1] (0.48ns)   --->   "%tmp_11 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16f32.f32.i4, i4 0, i32 %mux_case_05572670_read, i4 1, i32 %mux_case_15582680_read, i4 2, i32 %mux_case_25592690_read, i4 3, i32 %mux_case_35602700_read, i4 4, i32 %mux_case_45612710_read, i4 5, i32 %mux_case_55622720_read, i4 6, i32 %mux_case_65632730_read, i4 7, i32 %mux_case_75642740_read, i4 8, i32 %mux_case_85652750_read, i4 9, i32 %mux_case_95662760_read, i4 10, i32 %mux_case_105672770_read, i4 11, i32 %mux_case_115682780_read, i4 12, i32 %mux_case_125692790_read, i4 13, i32 %mux_case_135702800_read, i4 14, i32 %mux_case_145712810_read, i4 15, i32 %mux_case_155722820_read, i32 <undef>, i4 %trunc_ln67" [dma_ps.cpp:70]   --->   Operation 314 'sparsemux' 'tmp_11' <Predicate = (!icmp_ln64)> <Delay = 0.48> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.48ns)   --->   "%tmp_12 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16f32.f32.i4, i4 0, i32 %mux_case_05732830_read, i4 1, i32 %mux_case_15742840_read, i4 2, i32 %mux_case_25752850_read, i4 3, i32 %mux_case_35762860_read, i4 4, i32 %mux_case_45772870_read, i4 5, i32 %mux_case_55782880_read, i4 6, i32 %mux_case_65792890_read, i4 7, i32 %mux_case_75802900_read, i4 8, i32 %mux_case_85812910_read, i4 9, i32 %mux_case_95822920_read, i4 10, i32 %mux_case_105832930_read, i4 11, i32 %mux_case_115842940_read, i4 12, i32 %mux_case_125852950_read, i4 13, i32 %mux_case_135862960_read, i4 14, i32 %mux_case_145872970_read, i4 15, i32 %mux_case_155882980_read, i32 <undef>, i4 %trunc_ln67" [dma_ps.cpp:70]   --->   Operation 315 'sparsemux' 'tmp_12' <Predicate = (!icmp_ln64)> <Delay = 0.48> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.48ns)   --->   "%tmp_13 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16f32.f32.i4, i4 0, i32 %mux_case_05892990_read, i4 1, i32 %mux_case_15903000_read, i4 2, i32 %mux_case_25913010_read, i4 3, i32 %mux_case_35923020_read, i4 4, i32 %mux_case_45933030_read, i4 5, i32 %mux_case_55943040_read, i4 6, i32 %mux_case_65953050_read, i4 7, i32 %mux_case_75963060_read, i4 8, i32 %mux_case_85973070_read, i4 9, i32 %mux_case_95983080_read, i4 10, i32 %mux_case_105993090_read, i4 11, i32 %mux_case_116003100_read, i4 12, i32 %mux_case_126013110_read, i4 13, i32 %mux_case_136023120_read, i4 14, i32 %mux_case_146033130_read, i4 15, i32 %mux_case_156043140_read, i32 <undef>, i4 %trunc_ln67" [dma_ps.cpp:70]   --->   Operation 316 'sparsemux' 'tmp_13' <Predicate = (!icmp_ln64)> <Delay = 0.48> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.48ns)   --->   "%tmp_14 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16f32.f32.i4, i4 0, i32 %mux_case_06053150_read, i4 1, i32 %mux_case_16063160_read, i4 2, i32 %mux_case_26073170_read, i4 3, i32 %mux_case_36083180_read, i4 4, i32 %mux_case_46093190_read, i4 5, i32 %mux_case_56103200_read, i4 6, i32 %mux_case_66113210_read, i4 7, i32 %mux_case_76123220_read, i4 8, i32 %mux_case_86133230_read, i4 9, i32 %mux_case_96143240_read, i4 10, i32 %mux_case_106153250_read, i4 11, i32 %mux_case_116163260_read, i4 12, i32 %mux_case_126173270_read, i4 13, i32 %mux_case_136183280_read, i4 14, i32 %mux_case_146193290_read, i4 15, i32 %mux_case_156203300_read, i32 <undef>, i4 %trunc_ln67" [dma_ps.cpp:70]   --->   Operation 317 'sparsemux' 'tmp_14' <Predicate = (!icmp_ln64)> <Delay = 0.48> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.48ns)   --->   "%tmp_15 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16f32.f32.i4, i4 0, i32 %mux_case_06213310_read, i4 1, i32 %mux_case_16223320_read, i4 2, i32 %mux_case_26233330_read, i4 3, i32 %mux_case_36243340_read, i4 4, i32 %mux_case_46253350_read, i4 5, i32 %mux_case_56263360_read, i4 6, i32 %mux_case_66273370_read, i4 7, i32 %mux_case_76283380_read, i4 8, i32 %mux_case_86293390_read, i4 9, i32 %mux_case_96303400_read, i4 10, i32 %mux_case_106313410_read, i4 11, i32 %mux_case_116323420_read, i4 12, i32 %mux_case_126333430_read, i4 13, i32 %mux_case_136343440_read, i4 14, i32 %mux_case_146353450_read, i4 15, i32 %mux_case_156363460_read, i32 <undef>, i4 %trunc_ln67" [dma_ps.cpp:70]   --->   Operation 318 'sparsemux' 'tmp_15' <Predicate = (!icmp_ln64)> <Delay = 0.48> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.42ns)   --->   "%store_ln64 = store i5 %add_ln64, i5 %i" [dma_ps.cpp:64]   --->   Operation 319 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 320 [2/3] (0.99ns) (grouped into DSP with root node add_ln67_1)   --->   "%mul_ln67 = mul i30 %zext_ln67, i30 %zext_ln29_cast" [dma_ps.cpp:67]   --->   Operation 320 'mul' 'mul_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 321 [1/3] (0.00ns) (grouped into DSP with root node add_ln67_1)   --->   "%mul_ln67 = mul i30 %zext_ln67, i30 %zext_ln29_cast" [dma_ps.cpp:67]   --->   Operation 321 'mul' 'mul_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 322 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln67_1 = add i30 %mul_ln67, i30 %zext_ln29_3_cast" [dma_ps.cpp:67]   --->   Operation 322 'add' 'add_ln67_1' <Predicate = (!icmp_ln64)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.72>
ST_4 : Operation 323 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln67_1 = add i30 %mul_ln67, i30 %zext_ln29_3_cast" [dma_ps.cpp:67]   --->   Operation 323 'add' 'add_ln67_1' <Predicate = (!icmp_ln64)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 324 [1/1] (0.99ns)   --->   "%add_ln67_2 = add i30 %add_ln67_1, i30 %zext_ln31_cast" [dma_ps.cpp:67]   --->   Operation 324 'add' 'add_ln67_2' <Predicate = (!icmp_ln64)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 325 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i30.i6, i30 %add_ln67_2, i6 0" [dma_ps.cpp:67]   --->   Operation 325 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i36 %shl_ln1" [dma_ps.cpp:67]   --->   Operation 326 'zext' 'zext_ln67_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (1.08ns)   --->   "%add_ln67_3 = add i64 %zext_ln67_1, i64 %mem1_read" [dma_ps.cpp:67]   --->   Operation 327 'add' 'add_ln67_3' <Predicate = (!icmp_ln64)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln67_s = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln67_3, i32 6, i32 63" [dma_ps.cpp:67]   --->   Operation 328 'partselect' 'trunc_ln67_s' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 464 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 464 'ret' 'ret_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.20>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i58 %trunc_ln67_s" [dma_ps.cpp:67]   --->   Operation 329 'sext' 'sext_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i512 %mem, i64 %sext_ln67" [dma_ps.cpp:67]   --->   Operation 330 'getelementptr' 'mem_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 331 [8/8] (7.20ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %mem_addr, i32 1" [dma_ps.cpp:67]   --->   Operation 331 'readreq' 'mem_load_req' <Predicate = (!icmp_ln64)> <Delay = 7.20> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.20>
ST_6 : Operation 332 [7/8] (7.20ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %mem_addr, i32 1" [dma_ps.cpp:67]   --->   Operation 332 'readreq' 'mem_load_req' <Predicate = (!icmp_ln64)> <Delay = 7.20> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.20>
ST_7 : Operation 333 [6/8] (7.20ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %mem_addr, i32 1" [dma_ps.cpp:67]   --->   Operation 333 'readreq' 'mem_load_req' <Predicate = (!icmp_ln64)> <Delay = 7.20> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.20>
ST_8 : Operation 334 [5/8] (7.20ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %mem_addr, i32 1" [dma_ps.cpp:67]   --->   Operation 334 'readreq' 'mem_load_req' <Predicate = (!icmp_ln64)> <Delay = 7.20> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.20>
ST_9 : Operation 335 [4/8] (7.20ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %mem_addr, i32 1" [dma_ps.cpp:67]   --->   Operation 335 'readreq' 'mem_load_req' <Predicate = (!icmp_ln64)> <Delay = 7.20> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.20>
ST_10 : Operation 336 [3/8] (7.20ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %mem_addr, i32 1" [dma_ps.cpp:67]   --->   Operation 336 'readreq' 'mem_load_req' <Predicate = (!icmp_ln64)> <Delay = 7.20> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.20>
ST_11 : Operation 337 [2/8] (7.20ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %mem_addr, i32 1" [dma_ps.cpp:67]   --->   Operation 337 'readreq' 'mem_load_req' <Predicate = (!icmp_ln64)> <Delay = 7.20> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.20>
ST_12 : Operation 338 [1/8] (7.20ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %mem_addr, i32 1" [dma_ps.cpp:67]   --->   Operation 338 'readreq' 'mem_load_req' <Predicate = (!icmp_ln64)> <Delay = 7.20> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.20>
ST_13 : Operation 339 [1/1] (7.20ns)   --->   "%mem_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %mem_addr" [dma_ps.cpp:67]   --->   Operation 339 'read' 'mem_addr_read' <Predicate = (!icmp_ln64)> <Delay = 7.20> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = trunc i512 %mem_addr_read" [dma_ps.cpp:67]   --->   Operation 340 'trunc' 'trunc_ln67_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_13 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln67_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 32, i32 63" [dma_ps.cpp:67]   --->   Operation 341 'partselect' 'trunc_ln67_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_13 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln67_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 64, i32 95" [dma_ps.cpp:67]   --->   Operation 342 'partselect' 'trunc_ln67_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_13 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln67_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 96, i32 127" [dma_ps.cpp:67]   --->   Operation 343 'partselect' 'trunc_ln67_4' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_13 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln67_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 128, i32 159" [dma_ps.cpp:67]   --->   Operation 344 'partselect' 'trunc_ln67_5' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln67_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 160, i32 191" [dma_ps.cpp:67]   --->   Operation 345 'partselect' 'trunc_ln67_6' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_13 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln67_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 192, i32 223" [dma_ps.cpp:67]   --->   Operation 346 'partselect' 'trunc_ln67_7' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln67_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 224, i32 255" [dma_ps.cpp:67]   --->   Operation 347 'partselect' 'trunc_ln67_8' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_13 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln67_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 256, i32 287" [dma_ps.cpp:67]   --->   Operation 348 'partselect' 'trunc_ln67_9' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_13 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln67_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 288, i32 319" [dma_ps.cpp:67]   --->   Operation 349 'partselect' 'trunc_ln67_10' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_13 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln67_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 320, i32 351" [dma_ps.cpp:67]   --->   Operation 350 'partselect' 'trunc_ln67_11' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_13 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln67_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 352, i32 383" [dma_ps.cpp:67]   --->   Operation 351 'partselect' 'trunc_ln67_12' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_13 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln67_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 384, i32 415" [dma_ps.cpp:67]   --->   Operation 352 'partselect' 'trunc_ln67_13' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_13 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln67_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 416, i32 447" [dma_ps.cpp:67]   --->   Operation 353 'partselect' 'trunc_ln67_14' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_13 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln67_15 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 448, i32 479" [dma_ps.cpp:67]   --->   Operation 354 'partselect' 'trunc_ln67_15' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_13 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln67_16 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %mem_addr_read, i32 480, i32 511" [dma_ps.cpp:67]   --->   Operation 355 'partselect' 'trunc_ln67_16' <Predicate = (!icmp_ln64)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 356 [1/1] (0.00ns)   --->   "%bitcast_ln70 = bitcast i32 %trunc_ln67_1" [dma_ps.cpp:70]   --->   Operation 356 'bitcast' 'bitcast_ln70' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_14 : Operation 357 [4/4] (6.43ns)   --->   "%add = fadd i32 %bitcast_ln70, i32 %tmp_s" [dma_ps.cpp:70]   --->   Operation 357 'fadd' 'add' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 358 [1/1] (0.00ns)   --->   "%bitcast_ln70_2 = bitcast i32 %trunc_ln67_2" [dma_ps.cpp:70]   --->   Operation 358 'bitcast' 'bitcast_ln70_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_14 : Operation 359 [4/4] (6.43ns)   --->   "%add103_1 = fadd i32 %bitcast_ln70_2, i32 %tmp_1" [dma_ps.cpp:70]   --->   Operation 359 'fadd' 'add103_1' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 360 [1/1] (0.00ns)   --->   "%bitcast_ln70_4 = bitcast i32 %trunc_ln67_3" [dma_ps.cpp:70]   --->   Operation 360 'bitcast' 'bitcast_ln70_4' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_14 : Operation 361 [4/4] (6.43ns)   --->   "%add103_2 = fadd i32 %bitcast_ln70_4, i32 %tmp_2" [dma_ps.cpp:70]   --->   Operation 361 'fadd' 'add103_2' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 362 [1/1] (0.00ns)   --->   "%bitcast_ln70_6 = bitcast i32 %trunc_ln67_4" [dma_ps.cpp:70]   --->   Operation 362 'bitcast' 'bitcast_ln70_6' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_14 : Operation 363 [4/4] (6.43ns)   --->   "%add103_3 = fadd i32 %bitcast_ln70_6, i32 %tmp_3" [dma_ps.cpp:70]   --->   Operation 363 'fadd' 'add103_3' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 364 [1/1] (0.00ns)   --->   "%bitcast_ln70_8 = bitcast i32 %trunc_ln67_5" [dma_ps.cpp:70]   --->   Operation 364 'bitcast' 'bitcast_ln70_8' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_14 : Operation 365 [4/4] (6.43ns)   --->   "%add103_4 = fadd i32 %bitcast_ln70_8, i32 %tmp_4" [dma_ps.cpp:70]   --->   Operation 365 'fadd' 'add103_4' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 366 [1/1] (0.00ns)   --->   "%bitcast_ln70_10 = bitcast i32 %trunc_ln67_6" [dma_ps.cpp:70]   --->   Operation 366 'bitcast' 'bitcast_ln70_10' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_14 : Operation 367 [4/4] (6.43ns)   --->   "%add103_5 = fadd i32 %bitcast_ln70_10, i32 %tmp_5" [dma_ps.cpp:70]   --->   Operation 367 'fadd' 'add103_5' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 368 [1/1] (0.00ns)   --->   "%bitcast_ln70_12 = bitcast i32 %trunc_ln67_7" [dma_ps.cpp:70]   --->   Operation 368 'bitcast' 'bitcast_ln70_12' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_14 : Operation 369 [4/4] (6.43ns)   --->   "%add103_6 = fadd i32 %bitcast_ln70_12, i32 %tmp_6" [dma_ps.cpp:70]   --->   Operation 369 'fadd' 'add103_6' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 370 [1/1] (0.00ns)   --->   "%bitcast_ln70_14 = bitcast i32 %trunc_ln67_8" [dma_ps.cpp:70]   --->   Operation 370 'bitcast' 'bitcast_ln70_14' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_14 : Operation 371 [4/4] (6.43ns)   --->   "%add103_7 = fadd i32 %bitcast_ln70_14, i32 %tmp_7" [dma_ps.cpp:70]   --->   Operation 371 'fadd' 'add103_7' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 372 [1/1] (0.00ns)   --->   "%bitcast_ln70_16 = bitcast i32 %trunc_ln67_9" [dma_ps.cpp:70]   --->   Operation 372 'bitcast' 'bitcast_ln70_16' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_14 : Operation 373 [4/4] (6.43ns)   --->   "%add103_8 = fadd i32 %bitcast_ln70_16, i32 %tmp_8" [dma_ps.cpp:70]   --->   Operation 373 'fadd' 'add103_8' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 374 [1/1] (0.00ns)   --->   "%bitcast_ln70_18 = bitcast i32 %trunc_ln67_10" [dma_ps.cpp:70]   --->   Operation 374 'bitcast' 'bitcast_ln70_18' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_14 : Operation 375 [4/4] (6.43ns)   --->   "%add103_9 = fadd i32 %bitcast_ln70_18, i32 %tmp_9" [dma_ps.cpp:70]   --->   Operation 375 'fadd' 'add103_9' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 376 [1/1] (0.00ns)   --->   "%bitcast_ln70_20 = bitcast i32 %trunc_ln67_11" [dma_ps.cpp:70]   --->   Operation 376 'bitcast' 'bitcast_ln70_20' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_14 : Operation 377 [4/4] (6.43ns)   --->   "%add103_s = fadd i32 %bitcast_ln70_20, i32 %tmp_10" [dma_ps.cpp:70]   --->   Operation 377 'fadd' 'add103_s' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 378 [1/1] (0.00ns)   --->   "%bitcast_ln70_22 = bitcast i32 %trunc_ln67_12" [dma_ps.cpp:70]   --->   Operation 378 'bitcast' 'bitcast_ln70_22' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_14 : Operation 379 [4/4] (6.43ns)   --->   "%add103_10 = fadd i32 %bitcast_ln70_22, i32 %tmp_11" [dma_ps.cpp:70]   --->   Operation 379 'fadd' 'add103_10' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 380 [1/1] (0.00ns)   --->   "%bitcast_ln70_24 = bitcast i32 %trunc_ln67_13" [dma_ps.cpp:70]   --->   Operation 380 'bitcast' 'bitcast_ln70_24' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_14 : Operation 381 [4/4] (6.43ns)   --->   "%add103_11 = fadd i32 %bitcast_ln70_24, i32 %tmp_12" [dma_ps.cpp:70]   --->   Operation 381 'fadd' 'add103_11' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 382 [1/1] (0.00ns)   --->   "%bitcast_ln70_26 = bitcast i32 %trunc_ln67_14" [dma_ps.cpp:70]   --->   Operation 382 'bitcast' 'bitcast_ln70_26' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_14 : Operation 383 [4/4] (6.43ns)   --->   "%add103_12 = fadd i32 %bitcast_ln70_26, i32 %tmp_13" [dma_ps.cpp:70]   --->   Operation 383 'fadd' 'add103_12' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 384 [1/1] (0.00ns)   --->   "%bitcast_ln70_28 = bitcast i32 %trunc_ln67_15" [dma_ps.cpp:70]   --->   Operation 384 'bitcast' 'bitcast_ln70_28' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_14 : Operation 385 [4/4] (6.43ns)   --->   "%add103_13 = fadd i32 %bitcast_ln70_28, i32 %tmp_14" [dma_ps.cpp:70]   --->   Operation 385 'fadd' 'add103_13' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 386 [1/1] (0.00ns)   --->   "%bitcast_ln70_30 = bitcast i32 %trunc_ln67_16" [dma_ps.cpp:70]   --->   Operation 386 'bitcast' 'bitcast_ln70_30' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_14 : Operation 387 [4/4] (6.43ns)   --->   "%add103_14 = fadd i32 %bitcast_ln70_30, i32 %tmp_15" [dma_ps.cpp:70]   --->   Operation 387 'fadd' 'add103_14' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 388 [3/4] (6.43ns)   --->   "%add = fadd i32 %bitcast_ln70, i32 %tmp_s" [dma_ps.cpp:70]   --->   Operation 388 'fadd' 'add' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 389 [3/4] (6.43ns)   --->   "%add103_1 = fadd i32 %bitcast_ln70_2, i32 %tmp_1" [dma_ps.cpp:70]   --->   Operation 389 'fadd' 'add103_1' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 390 [3/4] (6.43ns)   --->   "%add103_2 = fadd i32 %bitcast_ln70_4, i32 %tmp_2" [dma_ps.cpp:70]   --->   Operation 390 'fadd' 'add103_2' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 391 [3/4] (6.43ns)   --->   "%add103_3 = fadd i32 %bitcast_ln70_6, i32 %tmp_3" [dma_ps.cpp:70]   --->   Operation 391 'fadd' 'add103_3' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 392 [3/4] (6.43ns)   --->   "%add103_4 = fadd i32 %bitcast_ln70_8, i32 %tmp_4" [dma_ps.cpp:70]   --->   Operation 392 'fadd' 'add103_4' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 393 [3/4] (6.43ns)   --->   "%add103_5 = fadd i32 %bitcast_ln70_10, i32 %tmp_5" [dma_ps.cpp:70]   --->   Operation 393 'fadd' 'add103_5' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 394 [3/4] (6.43ns)   --->   "%add103_6 = fadd i32 %bitcast_ln70_12, i32 %tmp_6" [dma_ps.cpp:70]   --->   Operation 394 'fadd' 'add103_6' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 395 [3/4] (6.43ns)   --->   "%add103_7 = fadd i32 %bitcast_ln70_14, i32 %tmp_7" [dma_ps.cpp:70]   --->   Operation 395 'fadd' 'add103_7' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 396 [3/4] (6.43ns)   --->   "%add103_8 = fadd i32 %bitcast_ln70_16, i32 %tmp_8" [dma_ps.cpp:70]   --->   Operation 396 'fadd' 'add103_8' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 397 [3/4] (6.43ns)   --->   "%add103_9 = fadd i32 %bitcast_ln70_18, i32 %tmp_9" [dma_ps.cpp:70]   --->   Operation 397 'fadd' 'add103_9' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 398 [3/4] (6.43ns)   --->   "%add103_s = fadd i32 %bitcast_ln70_20, i32 %tmp_10" [dma_ps.cpp:70]   --->   Operation 398 'fadd' 'add103_s' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 399 [3/4] (6.43ns)   --->   "%add103_10 = fadd i32 %bitcast_ln70_22, i32 %tmp_11" [dma_ps.cpp:70]   --->   Operation 399 'fadd' 'add103_10' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 400 [3/4] (6.43ns)   --->   "%add103_11 = fadd i32 %bitcast_ln70_24, i32 %tmp_12" [dma_ps.cpp:70]   --->   Operation 400 'fadd' 'add103_11' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 401 [3/4] (6.43ns)   --->   "%add103_12 = fadd i32 %bitcast_ln70_26, i32 %tmp_13" [dma_ps.cpp:70]   --->   Operation 401 'fadd' 'add103_12' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 402 [3/4] (6.43ns)   --->   "%add103_13 = fadd i32 %bitcast_ln70_28, i32 %tmp_14" [dma_ps.cpp:70]   --->   Operation 402 'fadd' 'add103_13' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 403 [3/4] (6.43ns)   --->   "%add103_14 = fadd i32 %bitcast_ln70_30, i32 %tmp_15" [dma_ps.cpp:70]   --->   Operation 403 'fadd' 'add103_14' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 404 [2/4] (6.43ns)   --->   "%add = fadd i32 %bitcast_ln70, i32 %tmp_s" [dma_ps.cpp:70]   --->   Operation 404 'fadd' 'add' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 405 [2/4] (6.43ns)   --->   "%add103_1 = fadd i32 %bitcast_ln70_2, i32 %tmp_1" [dma_ps.cpp:70]   --->   Operation 405 'fadd' 'add103_1' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 406 [2/4] (6.43ns)   --->   "%add103_2 = fadd i32 %bitcast_ln70_4, i32 %tmp_2" [dma_ps.cpp:70]   --->   Operation 406 'fadd' 'add103_2' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 407 [2/4] (6.43ns)   --->   "%add103_3 = fadd i32 %bitcast_ln70_6, i32 %tmp_3" [dma_ps.cpp:70]   --->   Operation 407 'fadd' 'add103_3' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 408 [2/4] (6.43ns)   --->   "%add103_4 = fadd i32 %bitcast_ln70_8, i32 %tmp_4" [dma_ps.cpp:70]   --->   Operation 408 'fadd' 'add103_4' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 409 [2/4] (6.43ns)   --->   "%add103_5 = fadd i32 %bitcast_ln70_10, i32 %tmp_5" [dma_ps.cpp:70]   --->   Operation 409 'fadd' 'add103_5' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 410 [2/4] (6.43ns)   --->   "%add103_6 = fadd i32 %bitcast_ln70_12, i32 %tmp_6" [dma_ps.cpp:70]   --->   Operation 410 'fadd' 'add103_6' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 411 [2/4] (6.43ns)   --->   "%add103_7 = fadd i32 %bitcast_ln70_14, i32 %tmp_7" [dma_ps.cpp:70]   --->   Operation 411 'fadd' 'add103_7' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 412 [2/4] (6.43ns)   --->   "%add103_8 = fadd i32 %bitcast_ln70_16, i32 %tmp_8" [dma_ps.cpp:70]   --->   Operation 412 'fadd' 'add103_8' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 413 [2/4] (6.43ns)   --->   "%add103_9 = fadd i32 %bitcast_ln70_18, i32 %tmp_9" [dma_ps.cpp:70]   --->   Operation 413 'fadd' 'add103_9' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 414 [2/4] (6.43ns)   --->   "%add103_s = fadd i32 %bitcast_ln70_20, i32 %tmp_10" [dma_ps.cpp:70]   --->   Operation 414 'fadd' 'add103_s' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 415 [2/4] (6.43ns)   --->   "%add103_10 = fadd i32 %bitcast_ln70_22, i32 %tmp_11" [dma_ps.cpp:70]   --->   Operation 415 'fadd' 'add103_10' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 416 [2/4] (6.43ns)   --->   "%add103_11 = fadd i32 %bitcast_ln70_24, i32 %tmp_12" [dma_ps.cpp:70]   --->   Operation 416 'fadd' 'add103_11' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 417 [2/4] (6.43ns)   --->   "%add103_12 = fadd i32 %bitcast_ln70_26, i32 %tmp_13" [dma_ps.cpp:70]   --->   Operation 417 'fadd' 'add103_12' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 418 [2/4] (6.43ns)   --->   "%add103_13 = fadd i32 %bitcast_ln70_28, i32 %tmp_14" [dma_ps.cpp:70]   --->   Operation 418 'fadd' 'add103_13' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 419 [2/4] (6.43ns)   --->   "%add103_14 = fadd i32 %bitcast_ln70_30, i32 %tmp_15" [dma_ps.cpp:70]   --->   Operation 419 'fadd' 'add103_14' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.20>
ST_17 : Operation 420 [1/4] (6.43ns)   --->   "%add = fadd i32 %bitcast_ln70, i32 %tmp_s" [dma_ps.cpp:70]   --->   Operation 420 'fadd' 'add' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 421 [1/4] (6.43ns)   --->   "%add103_1 = fadd i32 %bitcast_ln70_2, i32 %tmp_1" [dma_ps.cpp:70]   --->   Operation 421 'fadd' 'add103_1' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 422 [1/4] (6.43ns)   --->   "%add103_2 = fadd i32 %bitcast_ln70_4, i32 %tmp_2" [dma_ps.cpp:70]   --->   Operation 422 'fadd' 'add103_2' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 423 [1/4] (6.43ns)   --->   "%add103_3 = fadd i32 %bitcast_ln70_6, i32 %tmp_3" [dma_ps.cpp:70]   --->   Operation 423 'fadd' 'add103_3' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 424 [1/4] (6.43ns)   --->   "%add103_4 = fadd i32 %bitcast_ln70_8, i32 %tmp_4" [dma_ps.cpp:70]   --->   Operation 424 'fadd' 'add103_4' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 425 [1/4] (6.43ns)   --->   "%add103_5 = fadd i32 %bitcast_ln70_10, i32 %tmp_5" [dma_ps.cpp:70]   --->   Operation 425 'fadd' 'add103_5' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 426 [1/4] (6.43ns)   --->   "%add103_6 = fadd i32 %bitcast_ln70_12, i32 %tmp_6" [dma_ps.cpp:70]   --->   Operation 426 'fadd' 'add103_6' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 427 [1/4] (6.43ns)   --->   "%add103_7 = fadd i32 %bitcast_ln70_14, i32 %tmp_7" [dma_ps.cpp:70]   --->   Operation 427 'fadd' 'add103_7' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 428 [1/4] (6.43ns)   --->   "%add103_8 = fadd i32 %bitcast_ln70_16, i32 %tmp_8" [dma_ps.cpp:70]   --->   Operation 428 'fadd' 'add103_8' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 429 [1/4] (6.43ns)   --->   "%add103_9 = fadd i32 %bitcast_ln70_18, i32 %tmp_9" [dma_ps.cpp:70]   --->   Operation 429 'fadd' 'add103_9' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 430 [1/4] (6.43ns)   --->   "%add103_s = fadd i32 %bitcast_ln70_20, i32 %tmp_10" [dma_ps.cpp:70]   --->   Operation 430 'fadd' 'add103_s' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 431 [1/4] (6.43ns)   --->   "%add103_10 = fadd i32 %bitcast_ln70_22, i32 %tmp_11" [dma_ps.cpp:70]   --->   Operation 431 'fadd' 'add103_10' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 432 [1/4] (6.43ns)   --->   "%add103_11 = fadd i32 %bitcast_ln70_24, i32 %tmp_12" [dma_ps.cpp:70]   --->   Operation 432 'fadd' 'add103_11' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 433 [1/4] (6.43ns)   --->   "%add103_12 = fadd i32 %bitcast_ln70_26, i32 %tmp_13" [dma_ps.cpp:70]   --->   Operation 433 'fadd' 'add103_12' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 434 [1/4] (6.43ns)   --->   "%add103_13 = fadd i32 %bitcast_ln70_28, i32 %tmp_14" [dma_ps.cpp:70]   --->   Operation 434 'fadd' 'add103_13' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 435 [1/4] (6.43ns)   --->   "%add103_14 = fadd i32 %bitcast_ln70_30, i32 %tmp_15" [dma_ps.cpp:70]   --->   Operation 435 'fadd' 'add103_14' <Predicate = (!icmp_ln64)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 436 [1/1] (7.20ns)   --->   "%mem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i512P1A, i512 %mem_addr, i32 1" [dma_ps.cpp:72]   --->   Operation 436 'writereq' 'mem_addr_req' <Predicate = (!icmp_ln64)> <Delay = 7.20> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.20>
ST_18 : Operation 437 [1/1] (0.00ns)   --->   "%bitcast_ln70_1 = bitcast i32 %add" [dma_ps.cpp:70]   --->   Operation 437 'bitcast' 'bitcast_ln70_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_18 : Operation 438 [1/1] (0.00ns)   --->   "%bitcast_ln70_3 = bitcast i32 %add103_1" [dma_ps.cpp:70]   --->   Operation 438 'bitcast' 'bitcast_ln70_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_18 : Operation 439 [1/1] (0.00ns)   --->   "%bitcast_ln70_5 = bitcast i32 %add103_2" [dma_ps.cpp:70]   --->   Operation 439 'bitcast' 'bitcast_ln70_5' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_18 : Operation 440 [1/1] (0.00ns)   --->   "%bitcast_ln70_7 = bitcast i32 %add103_3" [dma_ps.cpp:70]   --->   Operation 440 'bitcast' 'bitcast_ln70_7' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_18 : Operation 441 [1/1] (0.00ns)   --->   "%bitcast_ln70_9 = bitcast i32 %add103_4" [dma_ps.cpp:70]   --->   Operation 441 'bitcast' 'bitcast_ln70_9' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_18 : Operation 442 [1/1] (0.00ns)   --->   "%bitcast_ln70_11 = bitcast i32 %add103_5" [dma_ps.cpp:70]   --->   Operation 442 'bitcast' 'bitcast_ln70_11' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_18 : Operation 443 [1/1] (0.00ns)   --->   "%bitcast_ln70_13 = bitcast i32 %add103_6" [dma_ps.cpp:70]   --->   Operation 443 'bitcast' 'bitcast_ln70_13' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_18 : Operation 444 [1/1] (0.00ns)   --->   "%bitcast_ln70_15 = bitcast i32 %add103_7" [dma_ps.cpp:70]   --->   Operation 444 'bitcast' 'bitcast_ln70_15' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_18 : Operation 445 [1/1] (0.00ns)   --->   "%bitcast_ln70_17 = bitcast i32 %add103_8" [dma_ps.cpp:70]   --->   Operation 445 'bitcast' 'bitcast_ln70_17' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_18 : Operation 446 [1/1] (0.00ns)   --->   "%bitcast_ln70_19 = bitcast i32 %add103_9" [dma_ps.cpp:70]   --->   Operation 446 'bitcast' 'bitcast_ln70_19' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_18 : Operation 447 [1/1] (0.00ns)   --->   "%bitcast_ln70_21 = bitcast i32 %add103_s" [dma_ps.cpp:70]   --->   Operation 447 'bitcast' 'bitcast_ln70_21' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_18 : Operation 448 [1/1] (0.00ns)   --->   "%bitcast_ln70_23 = bitcast i32 %add103_10" [dma_ps.cpp:70]   --->   Operation 448 'bitcast' 'bitcast_ln70_23' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_18 : Operation 449 [1/1] (0.00ns)   --->   "%bitcast_ln70_25 = bitcast i32 %add103_11" [dma_ps.cpp:70]   --->   Operation 449 'bitcast' 'bitcast_ln70_25' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_18 : Operation 450 [1/1] (0.00ns)   --->   "%bitcast_ln70_27 = bitcast i32 %add103_12" [dma_ps.cpp:70]   --->   Operation 450 'bitcast' 'bitcast_ln70_27' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_18 : Operation 451 [1/1] (0.00ns)   --->   "%bitcast_ln70_29 = bitcast i32 %add103_13" [dma_ps.cpp:70]   --->   Operation 451 'bitcast' 'bitcast_ln70_29' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_18 : Operation 452 [1/1] (0.00ns)   --->   "%bitcast_ln70_31 = bitcast i32 %add103_14" [dma_ps.cpp:70]   --->   Operation 452 'bitcast' 'bitcast_ln70_31' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_18 : Operation 453 [1/1] (0.00ns)   --->   "%or_ln72_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln70_31, i32 %bitcast_ln70_29, i32 %bitcast_ln70_27, i32 %bitcast_ln70_25, i32 %bitcast_ln70_23, i32 %bitcast_ln70_21, i32 %bitcast_ln70_19, i32 %bitcast_ln70_17, i32 %bitcast_ln70_15, i32 %bitcast_ln70_13, i32 %bitcast_ln70_11, i32 %bitcast_ln70_9, i32 %bitcast_ln70_7, i32 %bitcast_ln70_5, i32 %bitcast_ln70_3, i32 %bitcast_ln70_1" [dma_ps.cpp:72]   --->   Operation 453 'bitconcatenate' 'or_ln72_s' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_18 : Operation 454 [1/1] (7.20ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.m_axi.i512P1A, i512 %mem_addr, i512 %or_ln72_s, i64 18446744073709551615" [dma_ps.cpp:72]   --->   Operation 454 'write' 'write_ln72' <Predicate = (!icmp_ln64)> <Delay = 7.20> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.20>
ST_19 : Operation 455 [5/5] (7.20ns)   --->   "%mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %mem_addr" [dma_ps.cpp:72]   --->   Operation 455 'writeresp' 'mem_addr_resp' <Predicate = (!icmp_ln64)> <Delay = 7.20> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.20>
ST_20 : Operation 456 [4/5] (7.20ns)   --->   "%mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %mem_addr" [dma_ps.cpp:72]   --->   Operation 456 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 7.20> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.20>
ST_21 : Operation 457 [3/5] (7.20ns)   --->   "%mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %mem_addr" [dma_ps.cpp:72]   --->   Operation 457 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 7.20> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.20>
ST_22 : Operation 458 [2/5] (7.20ns)   --->   "%mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %mem_addr" [dma_ps.cpp:72]   --->   Operation 458 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 7.20> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.20>
ST_23 : Operation 459 [1/1] (0.00ns)   --->   "%specpipeline_ln67 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [dma_ps.cpp:67]   --->   Operation 459 'specpipeline' 'specpipeline_ln67' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 460 [1/1] (0.00ns)   --->   "%speclooptripcount_ln67 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [dma_ps.cpp:67]   --->   Operation 460 'speclooptripcount' 'speclooptripcount_ln67' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 461 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [dma_ps.cpp:64]   --->   Operation 461 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 462 [1/5] (7.20ns)   --->   "%mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %mem_addr" [dma_ps.cpp:72]   --->   Operation 462 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 7.20> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 463 [1/1] (0.00ns)   --->   "%br_ln64 = br void %VITIS_LOOP_68_11" [dma_ps.cpp:64]   --->   Operation 463 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.800ns.

 <State 1>: 3.119ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln64', dma_ps.cpp:64) of constant 0 on local variable 'i', dma_ps.cpp:64 [529]  (0.427 ns)
	'load' operation 5 bit ('i', dma_ps.cpp:67) on local variable 'i', dma_ps.cpp:64 [532]  (0.000 ns)
	'add' operation 17 bit of DSP[545] ('add_ln67', dma_ps.cpp:67) [542]  (1.696 ns)
	'mul' operation 30 bit of DSP[545] ('mul_ln67', dma_ps.cpp:67) [544]  (0.996 ns)

 <State 2>: 0.996ns
The critical path consists of the following:
	'mul' operation 30 bit of DSP[545] ('mul_ln67', dma_ps.cpp:67) [544]  (0.996 ns)

 <State 3>: 0.645ns
The critical path consists of the following:
	'mul' operation 30 bit of DSP[545] ('mul_ln67', dma_ps.cpp:67) [544]  (0.000 ns)
	'add' operation 30 bit of DSP[545] ('add_ln67_1', dma_ps.cpp:67) [545]  (0.645 ns)

 <State 4>: 2.726ns
The critical path consists of the following:
	'add' operation 30 bit of DSP[545] ('add_ln67_1', dma_ps.cpp:67) [545]  (0.645 ns)
	'add' operation 30 bit ('add_ln67_2', dma_ps.cpp:67) [546]  (0.996 ns)
	'add' operation 64 bit ('add_ln67_3', dma_ps.cpp:67) [549]  (1.085 ns)

 <State 5>: 7.200ns
The critical path consists of the following:
	'getelementptr' operation 512 bit ('mem_addr', dma_ps.cpp:67) [552]  (0.000 ns)
	bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67) [553]  (7.200 ns)

 <State 6>: 7.200ns
The critical path consists of the following:
	bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67) [553]  (7.200 ns)

 <State 7>: 7.200ns
The critical path consists of the following:
	bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67) [553]  (7.200 ns)

 <State 8>: 7.200ns
The critical path consists of the following:
	bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67) [553]  (7.200 ns)

 <State 9>: 7.200ns
The critical path consists of the following:
	bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67) [553]  (7.200 ns)

 <State 10>: 7.200ns
The critical path consists of the following:
	bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67) [553]  (7.200 ns)

 <State 11>: 7.200ns
The critical path consists of the following:
	bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67) [553]  (7.200 ns)

 <State 12>: 7.200ns
The critical path consists of the following:
	bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67) [553]  (7.200 ns)

 <State 13>: 7.200ns
The critical path consists of the following:
	bus read operation ('mem_addr_read', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67) [554]  (7.200 ns)

 <State 14>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', dma_ps.cpp:70) [573]  (6.437 ns)

 <State 15>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', dma_ps.cpp:70) [573]  (6.437 ns)

 <State 16>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', dma_ps.cpp:70) [573]  (6.437 ns)

 <State 17>: 7.200ns
The critical path consists of the following:
	bus request operation ('mem_addr_req', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) [636]  (7.200 ns)

 <State 18>: 7.200ns
The critical path consists of the following:
	bus write operation ('write_ln72', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) [637]  (7.200 ns)

 <State 19>: 7.200ns
The critical path consists of the following:
	bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) [638]  (7.200 ns)

 <State 20>: 7.200ns
The critical path consists of the following:
	bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) [638]  (7.200 ns)

 <State 21>: 7.200ns
The critical path consists of the following:
	bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) [638]  (7.200 ns)

 <State 22>: 7.200ns
The critical path consists of the following:
	bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) [638]  (7.200 ns)

 <State 23>: 7.200ns
The critical path consists of the following:
	bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) [638]  (7.200 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
