head	1.18;
access;
symbols
	OPENBSD_5_5:1.17.0.4
	OPENBSD_5_5_BASE:1.17
	OPENBSD_5_4:1.16.0.10
	OPENBSD_5_4_BASE:1.16
	OPENBSD_5_3:1.16.0.8
	OPENBSD_5_3_BASE:1.16
	OPENBSD_5_2:1.16.0.6
	OPENBSD_5_2_BASE:1.16
	OPENBSD_5_1_BASE:1.16
	OPENBSD_5_1:1.16.0.4
	OPENBSD_5_0:1.16.0.2
	OPENBSD_5_0_BASE:1.16
	OPENBSD_4_9:1.15.0.28
	OPENBSD_4_9_BASE:1.15
	OPENBSD_4_8:1.15.0.26
	OPENBSD_4_8_BASE:1.15
	OPENBSD_4_7:1.15.0.22
	OPENBSD_4_7_BASE:1.15
	OPENBSD_4_6:1.15.0.24
	OPENBSD_4_6_BASE:1.15
	OPENBSD_4_5:1.15.0.20
	OPENBSD_4_5_BASE:1.15
	OPENBSD_4_4:1.15.0.18
	OPENBSD_4_4_BASE:1.15
	OPENBSD_4_3:1.15.0.16
	OPENBSD_4_3_BASE:1.15
	OPENBSD_4_2:1.15.0.14
	OPENBSD_4_2_BASE:1.15
	OPENBSD_4_1:1.15.0.12
	OPENBSD_4_1_BASE:1.15
	OPENBSD_4_0:1.15.0.10
	OPENBSD_4_0_BASE:1.15
	OPENBSD_3_9:1.15.0.8
	OPENBSD_3_9_BASE:1.15
	OPENBSD_3_8:1.15.0.6
	OPENBSD_3_8_BASE:1.15
	OPENBSD_3_7:1.15.0.4
	OPENBSD_3_7_BASE:1.15
	OPENBSD_3_6:1.15.0.2
	OPENBSD_3_6_BASE:1.15
	SMP_SYNC_A:1.13
	SMP_SYNC_B:1.13
	OPENBSD_3_5:1.12.0.2
	OPENBSD_3_5_BASE:1.12
	OPENBSD_3_4:1.6.0.8
	OPENBSD_3_4_BASE:1.6
	UBC_SYNC_A:1.6
	OPENBSD_3_3:1.6.0.6
	OPENBSD_3_3_BASE:1.6
	OPENBSD_3_2:1.6.0.4
	OPENBSD_3_2_BASE:1.6
	OPENBSD_3_1:1.6.0.2
	OPENBSD_3_1_BASE:1.6
	SMP:1.5.0.2
	UBC_SYNC_B:1.6
	UBC:1.3.0.2
	UBC_BASE:1.3;
locks; strict;
comment	@ * @;


1.18
date	2014.03.18.22.36.36;	author miod;	state dead;
branches;
next	1.17;

1.17
date	2013.11.26.20.33.13;	author deraadt;	state Exp;
branches;
next	1.16;

1.16
date	2011.03.23.16.54.36;	author pirofti;	state Exp;
branches;
next	1.15;

1.15
date	2004.08.06.13.23.49;	author miod;	state Exp;
branches;
next	1.14;

1.14
date	2004.08.02.08.35.00;	author miod;	state Exp;
branches;
next	1.13;

1.13
date	2004.04.26.12.34.05;	author miod;	state Exp;
branches;
next	1.12;

1.12
date	2004.01.19.17.21.23;	author miod;	state Exp;
branches;
next	1.11;

1.11
date	2004.01.14.20.46.02;	author miod;	state Exp;
branches;
next	1.10;

1.10
date	2004.01.09.00.23.05;	author miod;	state Exp;
branches;
next	1.9;

1.9
date	2003.10.11.22.46.24;	author miod;	state Exp;
branches;
next	1.8;

1.8
date	2003.10.05.20.35.22;	author miod;	state Exp;
branches;
next	1.7;

1.7
date	2003.09.26.22.27.25;	author miod;	state Exp;
branches;
next	1.6;

1.6
date	2002.03.14.01.26.39;	author millert;	state Exp;
branches;
next	1.5;

1.5
date	2001.12.22.09.49.39;	author smurph;	state Exp;
branches
	1.5.2.1;
next	1.4;

1.4
date	2001.12.22.07.35.43;	author smurph;	state Exp;
branches;
next	1.3;

1.3
date	2001.12.16.23.49.46;	author miod;	state dead;
branches
	1.3.2.1;
next	1.2;

1.2
date	2001.12.14.04.30.11;	author smurph;	state Exp;
branches;
next	1.1;

1.1
date	2001.12.13.08.55.51;	author smurph;	state Exp;
branches;
next	;

1.3.2.1
date	2002.01.31.22.55.18;	author niklas;	state Exp;
branches;
next	1.3.2.2;

1.3.2.2
date	2002.06.11.03.37.10;	author art;	state Exp;
branches;
next	;

1.5.2.1
date	2002.03.28.10.36.02;	author niklas;	state Exp;
branches;
next	1.5.2.2;

1.5.2.2
date	2004.02.19.10.49.07;	author niklas;	state Exp;
branches;
next	1.5.2.3;

1.5.2.3
date	2004.06.05.23.09.50;	author niklas;	state Exp;
branches;
next	;


desc
@@


1.18
log
@Retire hp300, mvme68k and mvme88k ports. These ports have no users, keeping
this hardware alive is becoming increasingly difficult, and I should heed the
message sent by the three disks which have died on me over the last few days.

Noone sane will mourn these ports anyway. So long, and thanks for the fish.
@
text
@#ifndef	_MACHINE_M8820X_H_
#define	_MACHINE_M8820X_H_
/*	$OpenBSD: m8820x.h,v 1.17 2013/11/26 20:33:13 deraadt Exp $ */
/*
 * Copyright (c) 2004, Miodrag Vallat.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT,
 * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
 * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */
/*
 * Mach Operating System
 * Copyright (c) 1993-1992 Carnegie Mellon University
 * All Rights Reserved.
 *
 * Permission to use, copy, modify and distribute this software and its
 * documentation is hereby granted, provided that both the copyright
 * notice and this permission notice appear in all copies of the
 * software, derivative works or modified versions, and any portions
 * thereof, and that both notices appear in supporting documentation.
 *
 * CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
 * CONDITION.  CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND FOR
 * ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
 *
 * Carnegie Mellon requests users of this software to return to
 *
 *  Software Distribution Coordinator  or  Software.Distribution@@CS.CMU.EDU
 *  School of Computer Science
 *  Carnegie Mellon University
 *  Pittsburgh PA 15213-3890
 *
 * any improvements or extensions that they make and grant Carnegie Mellon
 * the rights to redistribute these changes.
 */

/*
 * Code features to enable
 */

#ifdef MVME188
#define	M88200_HAS_SPLIT_ADDRESS
#endif

/*
 * Address masks for MVME188 CMMU configs
 */

#define CMMU_SRAM		(1U << 31)
#define CMMU_A12_MASK		(1U << 12)
#define CMMU_A14_MASK		(1U << 14)
#define CMMU_SRAM_MASK		((1U << 31) | (1U << 30))

#include <m88k/m8820x.h>

#endif	/* _MACHINE_M8820X_H_ */
@


1.17
log
@1 << 31 cleanup.  Eitan Adler pointed out that there has been a
resurrection of the bad idiom in the tree.
sufficient review by miod, kettenis, tedu
@
text
@d3 1
a3 1
/*	$OpenBSD: m8820x.h,v 1.16 2011/03/23 16:54:36 pirofti Exp $ */
@


1.16
log
@Normalize sentinel. Use _MACHINE_*_H_ and _<ARCH>_*_H_ properly and consitently.

Discussed and okay drahn@@. Okay deraadt@@.
@
text
@d3 1
a3 1
/*	$OpenBSD: m8820x.h,v 1.15 2004/08/06 13:23:49 miod Exp $ */
d66 4
a69 4
#define CMMU_SRAM		(1 << 31)
#define CMMU_A12_MASK		(1 << 12)
#define CMMU_A14_MASK		(1 << 14)
#define CMMU_SRAM_MASK		((1 << 31) | (1 << 30))
@


1.15
log
@Merge Luna88k and mvme88k M88200 management code. Features:
- simpler structures (no more redundant or easily computable information).
- split scheme configuration (for 4:1 and 8:1 designs) is only compiled in
  if necessary (read: only on a mvme88k kernel configured for MVME188 support),
  which speeds up CMMU operations on the Luna88k.
- will not enable bus snopping on a monoprocessor system.

Tested on Luna88k-2, MVME187 and various MVME188 by aoyama@@ and I.
@
text
@d1 3
a3 3
#ifndef	_MVME88K_M8820X_H_
#define	_MVME88K_M8820X_H_
/*	$OpenBSD: m8820x.h,v 1.14 2004/08/02 08:35:00 miod Exp $ */
d73 1
a73 1
#endif	/* _MVME88K_M8820X_H_ */
@


1.14
log
@More include files cleaning:
- move MAX_CPUS constant to <machine/cpu.h>
- do not include <machine/board.h> unless needed. In fact, remove this file
  entirely on mvme88k, and include <machine/mvme*.h> on a
  compiling-for-this-board basis
- keep MAX_CMMUS constant private to the m8820x code
@
text
@d1 3
a3 1
/*	$OpenBSD: m8820x.h,v 1.13 2004/04/26 12:34:05 miod Exp $ */
d54 7
a60 1
#include <m88k/m8820x.h>
d70 4
@


1.13
log
@Start factorizing luna88k and mvme88k common parts.
For now, include files only.
@
text
@d1 1
a1 1
/*	$OpenBSD: m8820x.h,v 1.12 2004/01/19 17:21:23 miod Exp $ */
a61 13

/*
 * HYPERmodule CMMU addresses
 */

#define VME_CMMU_I0	0xfff7e000
#define VME_CMMU_I1	0xfff7d000
#define VME_CMMU_I2	0xfff7b000
#define VME_CMMU_I3	0xfff77000
#define VME_CMMU_D0	0xfff6f000
#define VME_CMMU_D1	0xfff5f000
#define VME_CMMU_D2	0xfff3f000
#define VME_CMMU_D3	0xfff7f000
@


1.12
log
@Get rid of a few useless defines, as well as a few duplicated ones; and
move 8820x-only definitions to the adequate header.

Also crank MAXPHYSMEM to a more realistic value.
@
text
@d1 1
a1 1
/*	$OpenBSD: m8820x.h,v 1.11 2004/01/14 20:46:02 miod Exp $ */
d52 1
a52 116
#ifndef	__MACHINE_M8820X_H__
#define	__MACHINE_M8820X_H__

/*
 * 8820x CMMU definitions
 */

/* CMMU registers */
#define CMMU_IDR	(0x000 / 4)	/* CMMU id register */
#define CMMU_SCR	(0x004 / 4)	/* system command register */
#define CMMU_SSR	(0x008 / 4)	/* system status register */
#define CMMU_SAR	(0x00c / 4)	/* system address register */
#define CMMU_SCTR	(0x104 / 4)	/* system control register */
#define CMMU_PFSR	(0x108 / 4)	/* P bus fault status register */
#define CMMU_PFAR	(0x10c / 4)	/* P bus fault address register */
#define CMMU_SAPR	(0x200 / 4)	/* supervisor area pointer register */
#define CMMU_UAPR	(0x204 / 4)	/* user area pointer register */
#define CMMU_BWP0	(0x400 / 4)	/* block ATC writer port 0 */
#define CMMU_BWP1	(0x404 / 4)	/* block ATC writer port 1 */
#define CMMU_BWP2	(0x408 / 4)	/* block ATC writer port 2 */
#define CMMU_BWP3	(0x40c / 4)	/* block ATC writer port 3 */
#define CMMU_BWP4	(0x410 / 4)	/* block ATC writer port 4 */
#define CMMU_BWP5	(0x414 / 4)	/* block ATC writer port 5 */
#define CMMU_BWP6	(0x418 / 4)	/* block ATC writer port 6 */
#define CMMU_BWP7	(0x41c / 4)	/* block ATC writer port 7 */
#define CMMU_BWP(n)	(CMMU_BWP0 + (n))
#define CMMU_CDP0	(0x800 / 4)	/* cache data port 0 */
#define CMMU_CDP1	(0x804 / 4)	/* cache data port 1 */
#define CMMU_CDP2	(0x808 / 4)	/* cache data port 2 */
#define CMMU_CDP3	(0x80c / 4)	/* cache data port 3 */
#define CMMU_CTP0	(0x840 / 4)	/* cache tag port 0 */
#define CMMU_CTP1	(0x844 / 4)	/* cache tag port 1 */
#define CMMU_CTP2	(0x848 / 4)	/* cache tag port 2 */
#define CMMU_CTP3	(0x84c / 4)	/* cache tag port 3 */
#define CMMU_CSSP0	(0x880 / 4)	/* cache set status register */
#define CMMU_CSSP(n)	(CMMU_CSSP0 + (n))
/* the following only exist on 88204 */
#define CMMU_CSSP1	(0x890 / 4)	/* cache set status register */
#define CMMU_CSSP2	(0x8a0 / 4)	/* cache set status register */
#define CMMU_CSSP3	(0x8b0 / 4)	/* cache set status register */

/* system commands */
#define CMMU_FLUSH_CACHE_INV_LINE	0x14	/* data cache invalidate */
#define CMMU_FLUSH_CACHE_INV_PAGE	0x15
#define CMMU_FLUSH_CACHE_INV_SEGMENT	0x16
#define CMMU_FLUSH_CACHE_INV_ALL	0x17
#define CMMU_FLUSH_CACHE_CB_LINE	0x18	/* data cache copyback */
#define CMMU_FLUSH_CACHE_CB_PAGE	0x19
#define CMMU_FLUSH_CACHE_CB_SEGMENT	0x1a
#define CMMU_FLUSH_CACHE_CB_ALL		0x1b
#define CMMU_FLUSH_CACHE_CBI_LINE	0x1c	/* copyback and invalidate */
#define CMMU_FLUSH_CACHE_CBI_PAGE	0x1d
#define CMMU_FLUSH_CACHE_CBI_SEGMENT	0x1e
#define CMMU_FLUSH_CACHE_CBI_ALL	0x1f
#define CMMU_PROBE_USER			0x20	/* probe user address */
#define CMMU_PROBE_SUPER		0x24	/* probe supervisor address */
#define CMMU_FLUSH_USER_LINE		0x30	/* flush PATC */
#define CMMU_FLUSH_USER_PAGE		0x31
#define CMMU_FLUSH_USER_SEGMENT		0x32
#define CMMU_FLUSH_USER_ALL		0x33
#define CMMU_FLUSH_SUPER_LINE		0x34
#define CMMU_FLUSH_SUPER_PAGE		0x35
#define CMMU_FLUSH_SUPER_SEGMENT	0x36
#define CMMU_FLUSH_SUPER_ALL		0x37

/* system control values */
#define CMMU_SCTR_PE	0x00008000	/* parity enable */
#define CMMU_SCTR_SE	0x00004000	/* snoop enable */
#define CMMU_SCTR_PR	0x00002000	/* priority arbitration */

/* P bus fault status */
#define	CMMU_PFSR_FAULT(pfsr)	(((pfsr) >> 16) & 0x07)
#define CMMU_PFSR_SUCCESS	0	/* no fault */
#define CMMU_PFSR_BERROR	3	/* bus error */
#define CMMU_PFSR_SFAULT	4	/* segment fault */
#define CMMU_PFSR_PFAULT	5	/* page fault */
#define CMMU_PFSR_SUPER		6	/* supervisor violation */
#define CMMU_PFSR_WRITE		7	/* writer violation */

/* CSSP values */
#define	CMMU_CSSP_L5		0x20000000
#define	CMMU_CSSP_L4		0x10000000
#define	CMMU_CSSP_L3		0x08000000
#define	CMMU_CSSP_L2		0x04000000
#define	CMMU_CSSP_L1		0x02000000
#define	CMMU_CSSP_L0		0x01000000
#define	CMMU_CSSP_D3		0x00800000
#define	CMMU_CSSP_D2		0x00400000
#define	CMMU_CSSP_D1		0x00200000
#define	CMMU_CSSP_D0		0x00100000
#define	CMMU_CSSP_VV(n,v)	(((v) & 0x03) << (12 + 2 * (n)))
#define	CMMU_VV_EXCLUSIVE	0x00
#define	CMMU_VV_MODIFIED	0x01
#define	CMMU_VV_SHARED		0x02
#define	CMMU_VV_INVALID		0x03

/* IDR values */
#define	CMMU_ID(idr)		((idr) >> 24)
#define	CMMU_TYPE(idr)		(((idr) >> 21) & 0x07)
#define	CMMU_VERSION(idr)	(((idr) >> 16) & 0x1f)
#define	M88200_ID		5
#define	M88204_ID		6

/* SSR values */
#define	CMMU_SSR_CE		0x00008000	/* copyback error */
#define	CMMU_SSR_BE		0x00004000	/* bus error */
#define	CMMU_SSR_BH		0x00000002	/* probe BATC hit */

/*
 * Cache line information
 */

#define	MC88200_CACHE_SHIFT	4
#define	MC88200_CACHE_LINE	(1 << MC88200_CACHE_SHIFT)

#define NBSG    	(1 << (PDT_BITS + PG_BITS))	/* segment size */
a74 2

#endif	/* __MACHINE_M8820X_H__ */
@


1.11
log
@Some MC8820x operation cleaning:
- define more constants and macros for readability. Especially cache
  initialization suddently becomes more readable.
- after every flush operation, wait for the operation to complete by
  accessing the status register, before returning.
@
text
@d1 1
a1 1
/*	$OpenBSD: m8820x.h,v 1.10 2004/01/09 00:23:05 miod Exp $ */
d177 13
@


1.10
log
@Do not define new m8820x specific constants for what are common cache and
apr validity constants, really.

And get rid of the old cache_policy debug trick.
@
text
@d1 25
a25 1
/*	$OpenBSD: m8820x.h,v 1.9 2003/10/11 22:46:24 miod Exp $ */
d56 1
a56 1
 *	8820x CMMU definitions
a57 34
#define CMMU_IDR	0x000	/* CMMU id register */
#define CMMU_SCR	0x004	/* system command register */
#define CMMU_SSR	0x008	/* system status register */
#define CMMU_SAR	0x00C	/* system address register */
#define CMMU_SCTR	0x104	/* system control register */
#define CMMU_PFSR	0x108	/* P bus fault status register */
#define CMMU_PFAR	0x10C	/* P bus fault address register */
#define CMMU_SAPR	0x200	/* supervisor area pointer register */
#define CMMU_UAPR	0x204	/* user area pointer register */
#define CMMU_BWP0	0x400	/* block ATC writer port 0 */
#define CMMU_BWP1	0x404	/* block ATC writer port 1 */
#define CMMU_BWP2	0x408	/* block ATC writer port 2 */
#define CMMU_BWP3	0x40C	/* block ATC writer port 3 */
#define CMMU_BWP4	0x410	/* block ATC writer port 4 */
#define CMMU_BWP5	0x414	/* block ATC writer port 5 */
#define CMMU_BWP6	0x418	/* block ATC writer port 6 */
#define CMMU_BWP7	0x41C	/* block ATC writer port 7 */
#define CMMU_CDP0	0x800	/* cache data port 0 */
#define CMMU_CDP1	0x804	/* cache data port 1 */
#define CMMU_CDP2	0x808	/* cache data port 2 */
#define CMMU_CDP3	0x80C	/* cache data port 3 */
#define CMMU_CTP0	0x840	/* cache tag port 0 */
#define CMMU_CTP1	0x844	/* cache tag port 1 */
#define CMMU_CTP2	0x848	/* cache tag port 2 */
#define CMMU_CTP3	0x84C	/* cache tag port 3 */
#define CMMU_CSSP	0x880	/* cache set status register */

#define CMMU_BWP(n)	(CMMU_BWP0 + ((n) << 2))

/* 88204 CMMU extra definitions  */
#define CMMU_CSSP0	0x880	/* cache set status register */
#define CMMU_CSSP1	0x890	/* cache set status register */
#define CMMU_CSSP2	0x8A0	/* cache set status register */
#define CMMU_CSSP3	0x8B0	/* cache set status register */
d59 49
a107 1
/* CMMU system commands */
a115 14
#define CMMU_PROBE_USER			0x20	/* probe user address */
#define CMMU_PROBE_SUPER		0x24	/* probe supervisor address */
#define CMMU_FLUSH_CACHE_INV_LINE	0x14	/* data cache invalidate */
#define CMMU_FLUSH_CACHE_INV_PAGE	0x15
#define CMMU_FLUSH_CACHE_INV_SEGMENT	0x16
#define CMMU_FLUSH_CACHE_INV_ALL	0x17
#define CMMU_FLUSH_CACHE_CB_LINE	0x18	/* data cache copyback */
#define CMMU_FLUSH_CACHE_CB_PAGE	0x19
#define CMMU_FLUSH_CACHE_CB_SEGMENT	0x1A
#define CMMU_FLUSH_CACHE_CB_ALL		0x1B
#define CMMU_FLUSH_CACHE_CBI_LINE	0x1C	/* copyback and invalidate */
#define CMMU_FLUSH_CACHE_CBI_PAGE	0x1D
#define CMMU_FLUSH_CACHE_CBI_SEGMENT	0x1E
#define CMMU_FLUSH_CACHE_CBI_ALL	0x1F
d117 1
a117 1
/* CMMU system control command */
d122 2
a123 1
/* CMMU P bus fault status */
d131 29
d161 1
a161 1
 * Possible MVME188 board configurations
d163 5
a167 6
#define CONFIG_0		0x0
#define CONFIG_1		0x1
#define CONFIG_2		0x2
#define CONFIG_5		0x5
#define CONFIG_6		0x6
#define CONFIG_A		0xA
d170 1
a170 1
 * Address masks for MMU configs
d172 1
a176 23

#define INST_CMMU 		0
#define DATA_CMMU 		1

#define CMMU_ACS_USER		0
#define CMMU_ACS_SUPER		1
#define CMMU_ACS_BOTH		2

#define CMMU_SPLIT_ADDRESS	0x0
#define CMMU_SPLIT_SPV		0x1
#define CMMU_SPLIT_SRAM_SPV	0x2
#define CMMU_SPLIT_SRAM_ALL	0x3

#define CMMU_SPLIT_MASK		0x3

#define CMMU_NSTRATEGIES	4

#define NBSG    (4*1024*1024) /* segment size */

#define	CMMU_TYPE(idr)		(((idr) >> 21) & 0x07)

#define	M88200_ID		5
#define	M88204_ID		6
@


1.9
log
@Get rid of "union cpupid"; makes <machine/cpus.h> disappear as well.
@
text
@d1 1
a1 1
/*	$OpenBSD: m8820x.h,v 1.8 2003/10/05 20:35:22 miod Exp $ */
a104 6

/* Area Description */
#define AREA_D_WT	0x00000200	/* write through */
#define AREA_D_G	0x00000080	/* global */
#define AREA_D_CI	0x00000040	/* cache inhibit */
#define AREA_D_TE	0x00000001	/* translation enable */
@


1.8
log
@More cmmu routines cleanup:
- remove unused routines (which were mostly here for debugging anyway)
- do not include <machine/m88*.h> from <machine/cmmu.h> but rather only
  from the modules which need them
- try to simplify the MVME187 codepath in the 8820x code, whenever possible
@
text
@d1 1
a1 1
/*	$OpenBSD: m8820x.h,v 1.7 2003/09/26 22:27:25 miod Exp $ */
d147 5
@


1.7
log
@Death to the bitfields, this time cmmu_apr_t and batc_entry_t. In the
process, remove duplicate batc defines.
@
text
@d1 2
a2 2
/*	$OpenBSD: m8820x.h,v 1.6 2002/03/14 01:26:39 millert Exp $ */
/* 
d6 1
a6 1
 * 
d12 1
a12 1
 * 
d16 1
a16 1
 * 
d18 1
a18 1
 * 
d23 2
a24 2
 * 
 * any improvements or extensions that they make and grant Carnegie Mellon 
a26 5
/*
 * HISTORY
 * 
 */

d32 1
a32 1
 *	88200 CMMU definitions
d61 1
a61 16
#define CMMU_BWP(_X_) \
	(((_X_) < 7) ? \
	 (((_X_) < 6) ? \
	  (((_X_) < 5) ? \
	   (((_X_) < 4) ? \
	    (((_X_) < 3) ? \
	     (((_X_) < 2) ? \
	      (((_X_) < 1) ? \
	       CMMU_BWP0 : \
	       CMMU_BWP1) : \
	      CMMU_BWP2) : \
	     CMMU_BWP3) : \
	    CMMU_BWP4) : \
	   CMMU_BWP5) : \
	  CMMU_BWP6) : \
	 CMMU_BWP7)
d63 1
a63 1
/* 88204 CMMU definitions  */
d69 1
a69 1
/* CMMU systerm commands */
d106 5
a110 41
#ifndef	_LOCORE

/*
 * Prototypes from "mvme88k/mvme88k/m8820x.c"
 */
void m8820x_show_apr(unsigned);
void m8820x_setup_board_config(void);
void m8820x_setup_cmmu_config(void);
void m8820x_cmmu_dump_config(void);
void m8820x_cpu_configuration_print(int);
void m8820x_cmmu_shutdown_now(void);
void m8820x_cmmu_parity_enable(void);
unsigned m8820x_cmmu_cpu_number(void);
unsigned m8820x_cmmu_get_idr(unsigned);
void m8820x_cmmu_set_sapr(unsigned);
void m8820x_cmmu_remote_set_sapr(unsigned, unsigned);
void m8820x_cmmu_set_uapr(unsigned);
void m8820x_cmmu_set_batc_entry(unsigned, unsigned, unsigned, unsigned);
void m8820x_cmmu_set_pair_batc_entry(unsigned, unsigned, unsigned);
void m8820x_cmmu_flush_remote_tlb(unsigned, unsigned, vm_offset_t, int);
void m8820x_cmmu_flush_tlb(unsigned, vm_offset_t, int);
void m8820x_cmmu_pmap_activate(unsigned, unsigned, 
    u_int32_t i_batc[BATC_MAX], u_int32_t d_batc[BATC_MAX]);
void m8820x_cmmu_flush_remote_cache(int, vm_offset_t, int);
void m8820x_cmmu_flush_cache(vm_offset_t, int);
void m8820x_cmmu_flush_remote_inst_cache(int, vm_offset_t, int);
void m8820x_cmmu_flush_inst_cache(vm_offset_t, int);
void m8820x_cmmu_flush_remote_data_cache(int, vm_offset_t, int);
void m8820x_cmmu_flush_data_cache(vm_offset_t, int);
void m8820x_dma_cachectl(vm_offset_t, int, int);

#if DDB
unsigned m8820x_cmmu_get_by_mode(int, int);
void m8820x_cmmu_show_translation(unsigned, unsigned, unsigned, int);
void m8820x_cmmu_cache_state(unsigned, unsigned);
void m8820x_show_cmmu_info(unsigned);
#endif 

void m8820x_cmmu_init(void);

#endif	/* _LOCORE */
d125 7
a131 12
#define CMMU_SRAM		      (1<<31)
#define CMMU_A12_MASK		(1<<12)
#define CMMU_A14_MASK		(1<<14)
#define CMMU_SRAM_MASK		((1<<31)|(1<<30))

#define INST_CMMU 0
#define DATA_CMMU 1
#define BOTH_CMMU 2

#define CMMU_MODE_INST		0
#define CMMU_MODE_DATA		1
#define CMMU_MODE_BOTH		2
a144 9

/*
 * Flags passed to cmmu_set()
 */
#define NUM_CMMU		0x01
#define NUM_CPU			0x02 /* notyetused */
#define MODE_VAL		0x04
#define ACCESS_VAL		0x08
#define ADDR_VAL		0x10
@


1.6
log
@First round of __P removal in sys
@
text
@d1 1
a1 1
/*	$OpenBSD: m8820x.h,v 1.5 2001/12/22 09:49:39 smurph Exp $ */
d148 1
a148 2
    batc_template_t i_batc[BATC_MAX],
				  batc_template_t d_batc[BATC_MAX]);
@


1.5
log
@masive cmmu overhaul.  function pointers now control cmmu functionality
instead of case statements based on cpu type.
@
text
@d1 1
a1 1
/*	$OpenBSD: m8820x.h,v 1.4 2001/12/22 07:35:43 smurph Exp $ */
d131 17
a147 17
void m8820x_show_apr __P((unsigned));
void m8820x_setup_board_config __P((void));
void m8820x_setup_cmmu_config __P((void));
void m8820x_cmmu_dump_config __P((void));
void m8820x_cpu_configuration_print __P((int));
void m8820x_cmmu_shutdown_now __P((void));
void m8820x_cmmu_parity_enable __P((void));
unsigned m8820x_cmmu_cpu_number __P((void));
unsigned m8820x_cmmu_get_idr __P((unsigned));
void m8820x_cmmu_set_sapr __P((unsigned));
void m8820x_cmmu_remote_set_sapr __P((unsigned, unsigned));
void m8820x_cmmu_set_uapr __P((unsigned));
void m8820x_cmmu_set_batc_entry __P((unsigned, unsigned, unsigned, unsigned));
void m8820x_cmmu_set_pair_batc_entry __P((unsigned, unsigned, unsigned));
void m8820x_cmmu_flush_remote_tlb __P((unsigned, unsigned, vm_offset_t, int));
void m8820x_cmmu_flush_tlb __P((unsigned, vm_offset_t, int));
void m8820x_cmmu_pmap_activate __P((unsigned, unsigned, 
d149 8
a156 8
				  batc_template_t d_batc[BATC_MAX]));
void m8820x_cmmu_flush_remote_cache __P((int, vm_offset_t, int));
void m8820x_cmmu_flush_cache __P((vm_offset_t, int));
void m8820x_cmmu_flush_remote_inst_cache __P((int, vm_offset_t, int));
void m8820x_cmmu_flush_inst_cache __P((vm_offset_t, int));
void m8820x_cmmu_flush_remote_data_cache __P((int, vm_offset_t, int));
void m8820x_cmmu_flush_data_cache __P((vm_offset_t, int));
void m8820x_dma_cachectl __P((vm_offset_t, int, int));
d159 4
a162 4
unsigned m8820x_cmmu_get_by_mode __P((int, int));
void m8820x_cmmu_show_translation __P((unsigned, unsigned, unsigned, int));
void m8820x_cmmu_cache_state __P((unsigned, unsigned));
void m8820x_show_cmmu_info __P((unsigned));
d165 1
a165 1
void m8820x_cmmu_init __P((void));
@


1.5.2.1
log
@Merge in -current from about a week ago
@
text
@d1 1
a1 1
/*	$OpenBSD$ */
d131 17
a147 17
void m8820x_show_apr(unsigned);
void m8820x_setup_board_config(void);
void m8820x_setup_cmmu_config(void);
void m8820x_cmmu_dump_config(void);
void m8820x_cpu_configuration_print(int);
void m8820x_cmmu_shutdown_now(void);
void m8820x_cmmu_parity_enable(void);
unsigned m8820x_cmmu_cpu_number(void);
unsigned m8820x_cmmu_get_idr(unsigned);
void m8820x_cmmu_set_sapr(unsigned);
void m8820x_cmmu_remote_set_sapr(unsigned, unsigned);
void m8820x_cmmu_set_uapr(unsigned);
void m8820x_cmmu_set_batc_entry(unsigned, unsigned, unsigned, unsigned);
void m8820x_cmmu_set_pair_batc_entry(unsigned, unsigned, unsigned);
void m8820x_cmmu_flush_remote_tlb(unsigned, unsigned, vm_offset_t, int);
void m8820x_cmmu_flush_tlb(unsigned, vm_offset_t, int);
void m8820x_cmmu_pmap_activate(unsigned, unsigned, 
d149 8
a156 8
				  batc_template_t d_batc[BATC_MAX]);
void m8820x_cmmu_flush_remote_cache(int, vm_offset_t, int);
void m8820x_cmmu_flush_cache(vm_offset_t, int);
void m8820x_cmmu_flush_remote_inst_cache(int, vm_offset_t, int);
void m8820x_cmmu_flush_inst_cache(vm_offset_t, int);
void m8820x_cmmu_flush_remote_data_cache(int, vm_offset_t, int);
void m8820x_cmmu_flush_data_cache(vm_offset_t, int);
void m8820x_dma_cachectl(vm_offset_t, int, int);
d159 4
a162 4
unsigned m8820x_cmmu_get_by_mode(int, int);
void m8820x_cmmu_show_translation(unsigned, unsigned, unsigned, int);
void m8820x_cmmu_cache_state(unsigned, unsigned);
void m8820x_show_cmmu_info(unsigned);
d165 1
a165 1
void m8820x_cmmu_init(void);
@


1.5.2.2
log
@Merge of current from two weeks agointo the SMP branch
@
text
@d2 1
a2 25
/*
 * Copyright (c) 2004, Miodrag Vallat.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT,
 * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
 * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */
/*
d6 1
a6 1
 *
d12 1
a12 1
 *
d16 1
a16 1
 *
d18 1
a18 1
 *
d23 2
a24 2
 *
 * any improvements or extensions that they make and grant Carnegie Mellon
d27 5
d37 1
a37 1
 * 8820x CMMU definitions
d39 49
d89 1
a89 49
/* CMMU registers */
#define CMMU_IDR	(0x000 / 4)	/* CMMU id register */
#define CMMU_SCR	(0x004 / 4)	/* system command register */
#define CMMU_SSR	(0x008 / 4)	/* system status register */
#define CMMU_SAR	(0x00c / 4)	/* system address register */
#define CMMU_SCTR	(0x104 / 4)	/* system control register */
#define CMMU_PFSR	(0x108 / 4)	/* P bus fault status register */
#define CMMU_PFAR	(0x10c / 4)	/* P bus fault address register */
#define CMMU_SAPR	(0x200 / 4)	/* supervisor area pointer register */
#define CMMU_UAPR	(0x204 / 4)	/* user area pointer register */
#define CMMU_BWP0	(0x400 / 4)	/* block ATC writer port 0 */
#define CMMU_BWP1	(0x404 / 4)	/* block ATC writer port 1 */
#define CMMU_BWP2	(0x408 / 4)	/* block ATC writer port 2 */
#define CMMU_BWP3	(0x40c / 4)	/* block ATC writer port 3 */
#define CMMU_BWP4	(0x410 / 4)	/* block ATC writer port 4 */
#define CMMU_BWP5	(0x414 / 4)	/* block ATC writer port 5 */
#define CMMU_BWP6	(0x418 / 4)	/* block ATC writer port 6 */
#define CMMU_BWP7	(0x41c / 4)	/* block ATC writer port 7 */
#define CMMU_BWP(n)	(CMMU_BWP0 + (n))
#define CMMU_CDP0	(0x800 / 4)	/* cache data port 0 */
#define CMMU_CDP1	(0x804 / 4)	/* cache data port 1 */
#define CMMU_CDP2	(0x808 / 4)	/* cache data port 2 */
#define CMMU_CDP3	(0x80c / 4)	/* cache data port 3 */
#define CMMU_CTP0	(0x840 / 4)	/* cache tag port 0 */
#define CMMU_CTP1	(0x844 / 4)	/* cache tag port 1 */
#define CMMU_CTP2	(0x848 / 4)	/* cache tag port 2 */
#define CMMU_CTP3	(0x84c / 4)	/* cache tag port 3 */
#define CMMU_CSSP0	(0x880 / 4)	/* cache set status register */
#define CMMU_CSSP(n)	(CMMU_CSSP0 + (n))
/* the following only exist on 88204 */
#define CMMU_CSSP1	(0x890 / 4)	/* cache set status register */
#define CMMU_CSSP2	(0x8a0 / 4)	/* cache set status register */
#define CMMU_CSSP3	(0x8b0 / 4)	/* cache set status register */

/* system commands */
#define CMMU_FLUSH_CACHE_INV_LINE	0x14	/* data cache invalidate */
#define CMMU_FLUSH_CACHE_INV_PAGE	0x15
#define CMMU_FLUSH_CACHE_INV_SEGMENT	0x16
#define CMMU_FLUSH_CACHE_INV_ALL	0x17
#define CMMU_FLUSH_CACHE_CB_LINE	0x18	/* data cache copyback */
#define CMMU_FLUSH_CACHE_CB_PAGE	0x19
#define CMMU_FLUSH_CACHE_CB_SEGMENT	0x1a
#define CMMU_FLUSH_CACHE_CB_ALL		0x1b
#define CMMU_FLUSH_CACHE_CBI_LINE	0x1c	/* copyback and invalidate */
#define CMMU_FLUSH_CACHE_CBI_PAGE	0x1d
#define CMMU_FLUSH_CACHE_CBI_SEGMENT	0x1e
#define CMMU_FLUSH_CACHE_CBI_ALL	0x1f
#define CMMU_PROBE_USER			0x20	/* probe user address */
#define CMMU_PROBE_SUPER		0x24	/* probe supervisor address */
d98 14
d113 1
a113 1
/* system control values */
d118 1
a118 2
/* P bus fault status */
#define	CMMU_PFSR_FAULT(pfsr)	(((pfsr) >> 16) & 0x07)
d126 1
a126 46
/* CSSP values */
#define	CMMU_CSSP_L5		0x20000000
#define	CMMU_CSSP_L4		0x10000000
#define	CMMU_CSSP_L3		0x08000000
#define	CMMU_CSSP_L2		0x04000000
#define	CMMU_CSSP_L1		0x02000000
#define	CMMU_CSSP_L0		0x01000000
#define	CMMU_CSSP_D3		0x00800000
#define	CMMU_CSSP_D2		0x00400000
#define	CMMU_CSSP_D1		0x00200000
#define	CMMU_CSSP_D0		0x00100000
#define	CMMU_CSSP_VV(n,v)	(((v) & 0x03) << (12 + 2 * (n)))
#define	CMMU_VV_EXCLUSIVE	0x00
#define	CMMU_VV_MODIFIED	0x01
#define	CMMU_VV_SHARED		0x02
#define	CMMU_VV_INVALID		0x03

/* IDR values */
#define	CMMU_ID(idr)		((idr) >> 24)
#define	CMMU_TYPE(idr)		(((idr) >> 21) & 0x07)
#define	CMMU_VERSION(idr)	(((idr) >> 16) & 0x1f)
#define	M88200_ID		5
#define	M88204_ID		6

/* SSR values */
#define	CMMU_SSR_CE		0x00008000	/* copyback error */
#define	CMMU_SSR_BE		0x00004000	/* bus error */
#define	CMMU_SSR_BH		0x00000002	/* probe BATC hit */

/*
 * Cache line information
 */

#define	MC88200_CACHE_SHIFT	4
#define	MC88200_CACHE_LINE	(1 << MC88200_CACHE_SHIFT)

#define NBSG    	(1 << (PDT_BITS + PG_BITS))	/* segment size */

/*
 * Address masks for MVME188 CMMU configs
 */

#define CMMU_SRAM		(1 << 31)
#define CMMU_A12_MASK		(1 << 12)
#define CMMU_A14_MASK		(1 << 14)
#define CMMU_SRAM_MASK		((1 << 31) | (1 << 30))
d129 1
a129 1
 * HYPERmodule CMMU addresses
d131 85
d217 1
a217 8
#define VME_CMMU_I0	0xfff7e000
#define VME_CMMU_I1	0xfff7d000
#define VME_CMMU_I2	0xfff7b000
#define VME_CMMU_I3	0xfff77000
#define VME_CMMU_D0	0xfff6f000
#define VME_CMMU_D1	0xfff5f000
#define VME_CMMU_D2	0xfff3f000
#define VME_CMMU_D3	0xfff7f000
@


1.5.2.3
log
@Merge with the trunk
@
text
@d52 116
a167 1
#include <m88k/m8820x.h>
d190 2
@


1.4
log
@rename m882xx.h to m8820x.h
@
text
@d1 1
a1 1
/*	$OpenBSD: m882xx.h,v 1.10 2001/12/16 23:49:46 miod Exp $ */
d33 2
a34 9
#ifndef	__MACHINE_M882XX_H__
#define	__MACHINE_M882XX_H__

#ifndef _LOCORE
# include <machine/mmu.h>		 /* batc_template_t */
#endif

#include <machine/board.h>
#include <machine/cmmu.h>
d129 1
a129 1
 * Prototypes from "mvme88k/mvme88k/m18x_cmmu.c"
d131 32
a162 4
#ifdef DDB
void m18x_cmmu_show_translation(unsigned, unsigned, unsigned, int);
void m18x_cmmu_cache_state(unsigned, unsigned);
void m18x_show_cmmu_info(unsigned);
d165 1
a165 51
#ifdef CMMU_DEBUG
void m18x_show_apr(unsigned value);
void m18x_show_sctr(unsigned value);
#endif

unsigned m18x_cmmu_cpu_number(void);
unsigned m18x_cmmu_remote_get(unsigned cpu, unsigned r, unsigned data);
unsigned m18x_cmmu_get_idr(unsigned data);
void m18x_cmmu_init(void);
void m18x_cmmu_shutdown_now(void);
void m18x_cmmu_parity_enable(void);
void m18x_setup_board_config(void);
void m18x_setup_cmmu_config(void);
void m18x_cmmu_dump_config(void);
unsigned m18x_cmmu_get_by_mode(int cpu, int mode);
void m18x_cpu_configuration_print(int master);
void m18x_dma_cachectl(vm_offset_t va, int size, int op);
void m18x_cmmu_remote_set(unsigned cpu, unsigned r, unsigned data, unsigned x);
void m18x_cmmu_set_sapr(unsigned ap);
void m18x_cmmu_remote_set_sapr(unsigned cpu, unsigned ap);
void m18x_cmmu_set_uapr(unsigned ap);
void m18x_cmmu_flush_tlb(unsigned kernel, vm_offset_t vaddr, int size);
void m18x_cmmu_flush_remote_cache(int cpu, vm_offset_t physaddr, int size);
void m18x_cmmu_flush_cache(vm_offset_t physaddr, int size);
void m18x_cmmu_flush_remote_inst_cache(int cpu, vm_offset_t physaddr, int size);
void m18x_cmmu_flush_inst_cache(vm_offset_t physaddr, int size);
void m18x_cmmu_flush_remote_data_cache(int cpu, vm_offset_t physaddr, int size);
void m18x_cmmu_flush_data_cache(vm_offset_t physaddr, int size);

void m18x_cmmu_pmap_activate(
    unsigned cpu,
    unsigned uapr,
    batc_template_t i_batc[BATC_MAX],
    batc_template_t d_batc[BATC_MAX]);

void m18x_cmmu_flush_remote_tlb(
	unsigned cpu,
	unsigned kernel,
	vm_offset_t vaddr,
	int size);

void m18x_cmmu_set_batc_entry(
     unsigned cpu,
     unsigned entry_no,
     unsigned data,   /* 1 = data, 0 = instruction */
     unsigned value);  /* the value to stuff into the batc */

void m18x_cmmu_set_pair_batc_entry(
     unsigned cpu,
     unsigned entry_no,
     unsigned value);  /* the value to stuff into the batc */
d219 1
a219 1
#endif	/* __MACHINE_M882XX_H__ */
@


1.3
log
@Revert the mvme88k to 20011212. Recent changes had not been merged correctly,
and I am fed up with dissecting diffs to put back code that disappeared.
This will likely be fixed shortly.
@
text
@d1 1
a1 1
/*	$OpenBSD: m8820x.h,v 1.2 2001/12/14 04:30:11 smurph Exp $ */
d33 9
a41 2
#ifndef	__MACHINE_M8820X_H__
#define	__MACHINE_M8820X_H__
d136 1
a136 1
 * Prototypes from "mvme88k/mvme88k/m8820x.c"
d138 4
a141 32
void m8820x_show_apr __P((unsigned));
void m8820x_setup_board_config __P((void));
void m8820x_setup_cmmu_config __P((void));
void m8820x_cmmu_dump_config __P((void));
void m8820x_cpu_configuration_print __P((int));
void m8820x_cmmu_shutdown_now __P((void));
void m8820x_cmmu_parity_enable __P((void));
unsigned m8820x_cmmu_cpu_number __P((void));
unsigned m8820x_cmmu_get_idr __P((unsigned));
void m8820x_cmmu_set_sapr __P((unsigned));
void m8820x_cmmu_remote_set_sapr __P((unsigned, unsigned));
void m8820x_cmmu_set_uapr __P((unsigned));
void m8820x_cmmu_set_batc_entry __P((unsigned, unsigned, unsigned, unsigned));
void m8820x_cmmu_set_pair_batc_entry __P((unsigned, unsigned, unsigned));
void m8820x_cmmu_flush_remote_tlb __P((unsigned, unsigned, vm_offset_t, int));
void m8820x_cmmu_flush_tlb __P((unsigned, vm_offset_t, int));
void m8820x_cmmu_pmap_activate __P((unsigned, unsigned, 
				  batc_template_t i_batc[BATC_MAX],
				  batc_template_t d_batc[BATC_MAX]));
void m8820x_cmmu_flush_remote_cache __P((int, vm_offset_t, int));
void m8820x_cmmu_flush_cache __P((vm_offset_t, int));
void m8820x_cmmu_flush_remote_inst_cache __P((int, vm_offset_t, int));
void m8820x_cmmu_flush_inst_cache __P((vm_offset_t, int));
void m8820x_cmmu_flush_remote_data_cache __P((int, vm_offset_t, int));
void m8820x_cmmu_flush_data_cache __P((vm_offset_t, int));
void m8820x_dma_cachectl __P((vm_offset_t, int, int));

#if DDB
unsigned m8820x_cmmu_get_by_mode __P((int, int));
void m8820x_cmmu_show_translation __P((unsigned, unsigned, unsigned, int));
void m8820x_cmmu_cache_state __P((unsigned, unsigned));
void m8820x_show_cmmu_info __P((unsigned));
d144 51
a194 1
void m8820x_cmmu_init __P((void));
d248 1
a248 1
#endif	/* __MACHINE_M8820X_H__ */
@


1.3.2.1
log
@Merge in -current, builds on i386, otherwise untested
@
text
@d1 1
a1 1
/*	$OpenBSD: m8820x.h,v 1.5 2001/12/22 09:49:39 smurph Exp $ */
d148 1
a148 1
    batc_template_t i_batc[BATC_MAX],
@


1.3.2.2
log
@Sync UBC branch to -current
@
text
@d1 1
a1 1
/*	$OpenBSD: m8820x.h,v 1.3.2.1 2002/01/31 22:55:18 niklas Exp $ */
d131 17
a147 17
void m8820x_show_apr(unsigned);
void m8820x_setup_board_config(void);
void m8820x_setup_cmmu_config(void);
void m8820x_cmmu_dump_config(void);
void m8820x_cpu_configuration_print(int);
void m8820x_cmmu_shutdown_now(void);
void m8820x_cmmu_parity_enable(void);
unsigned m8820x_cmmu_cpu_number(void);
unsigned m8820x_cmmu_get_idr(unsigned);
void m8820x_cmmu_set_sapr(unsigned);
void m8820x_cmmu_remote_set_sapr(unsigned, unsigned);
void m8820x_cmmu_set_uapr(unsigned);
void m8820x_cmmu_set_batc_entry(unsigned, unsigned, unsigned, unsigned);
void m8820x_cmmu_set_pair_batc_entry(unsigned, unsigned, unsigned);
void m8820x_cmmu_flush_remote_tlb(unsigned, unsigned, vm_offset_t, int);
void m8820x_cmmu_flush_tlb(unsigned, vm_offset_t, int);
void m8820x_cmmu_pmap_activate(unsigned, unsigned, 
d149 8
a156 8
				  batc_template_t d_batc[BATC_MAX]);
void m8820x_cmmu_flush_remote_cache(int, vm_offset_t, int);
void m8820x_cmmu_flush_cache(vm_offset_t, int);
void m8820x_cmmu_flush_remote_inst_cache(int, vm_offset_t, int);
void m8820x_cmmu_flush_inst_cache(vm_offset_t, int);
void m8820x_cmmu_flush_remote_data_cache(int, vm_offset_t, int);
void m8820x_cmmu_flush_data_cache(vm_offset_t, int);
void m8820x_dma_cachectl(vm_offset_t, int, int);
d159 4
a162 4
unsigned m8820x_cmmu_get_by_mode(int, int);
void m8820x_cmmu_show_translation(unsigned, unsigned, unsigned, int);
void m8820x_cmmu_cache_state(unsigned, unsigned);
void m8820x_show_cmmu_info(unsigned);
d165 1
a165 1
void m8820x_cmmu_init(void);
@


1.2
log
@Repair MVME187 after MVME197 merge.
@
text
@d1 1
a1 1
/*	$OpenBSD: m8820x.h,v 1.1 2001/12/13 08:55:51 smurph Exp $ */
@


1.1
log
@Support for MVME197 completed.  Fix SPL defs.
@
text
@d1 1
a1 1
/*	$OpenBSD: m8820x.h,v 1.7 2001/03/09 05:44:40 smurph Exp $ */
a138 2
void m8820x_cmmu_remote_set __P((unsigned, unsigned, unsigned, unsigned));
unsigned m8820x_cmmu_remote_get __P((unsigned, unsigned, unsigned));
@

