<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,     1393, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,    37779, user unroll pragmas are applied</column>
            <column name="">(2) simplification,    15538, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,    15357, user inline pragmas are applied</column>
            <column name="">(4) simplification,    15217, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 2917213 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    52282, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    52285, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    52417, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    52384, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    52398, loop and instruction simplification</column>
            <column name="">(2) parallelization,    52377, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    52377, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    52377, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    52414, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    52491, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp" col1="code_generated.cpp:266" col2="1393" col3="15217" col4="52384" col5="52377" col6="52491">
                    <row id="16" col0="load_E" col1="code_generated.cpp:12" col2="69" col3="29" col4="2912" col5="2911" col6="2917"/>
                    <row id="15" col0="load_A" col1="code_generated.cpp:23" col2="183" col3="59" col4="143" col5="142" col6="160"/>
                    <row id="6" col0="load_B" col1="code_generated.cpp:40" col2="69" col3="29" col4="1756" col5="1755" col6="1761"/>
                    <row id="3" col0="load_F" col1="code_generated.cpp:51" col2="69" col3="29" col4="1936" col5="1935" col6="1941"/>
                    <row id="1" col0="load_C" col1="code_generated.cpp:62" col2="107" col3="39" col4="58" col5="57" col6="67"/>
                    <row id="7" col0="load_D" col1="code_generated.cpp:75" col2="69" col3="29" col4="4270" col5="4269" col6="4275"/>
                    <row id="12" col0="load_G" col1="code_generated.cpp:86" col2="69" col3="29" col4="4270" col5="4269" col6="4275"/>
                    <row id="14" col0="task0" col1="code_generated.cpp:134" col2="57" col3="1156" col4="2293" col5="2293" col6="2300"/>
                    <row id="13" col0="task1" col1="code_generated.cpp:153" col2="90" col3="4778" col4="5363" col5="5363" col6="5370"/>
                    <row id="2" col0="task2" col1="code_generated.cpp:178" col2="57" col3="848" col4="1266" col5="1266" col6="1270"/>
                    <row id="5" col0="task3" col1="code_generated.cpp:197" col2="90" col3="4013" col4="5277" col5="5277" col6="5284"/>
                    <row id="11" col0="task4" col1="code_generated.cpp:222" col2="57" col3="1697" col4="3373" col5="3373" col6="3380"/>
                    <row id="8" col0="task5" col1="code_generated.cpp:241" col2="90" col3="2327" col4="6421" col5="6421" col6="6428"/>
                    <row id="9" col0="store_E" col1="code_generated.cpp:97" col2="69" col3="29" col4="1184" col5="1184" col6="1187"/>
                    <row id="10" col0="store_F" col1="code_generated.cpp:109" col2="69" col3="29" col4="882" col5="882" col6="885"/>
                    <row id="4" col0="store_G" col1="code_generated.cpp:121" col2="69" col3="29" col4="1726" col5="1726" col6="1729"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

