-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- PROGRAM		"Quartus II 64-Bit"
-- VERSION		"Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
-- CREATED		"Mon May 22 14:35:32 2017"

LIBRARY ieee;
USE ieee.std_logic_1164.all; 

LIBRARY work;

ENTITY procULA IS 
	PORT
	(
		data0 :  IN  STD_LOGIC_VECTOR(15 DOWNTO 0);
		data1 :  IN  STD_LOGIC_VECTOR(15 DOWNTO 0);
		seletor :  IN  STD_LOGIC_VECTOR(3 DOWNTO 0);
		outULA :  OUT  STD_LOGIC_VECTOR(15 DOWNTO 0)
	);
END procULA;

ARCHITECTURE bdf_type OF procULA IS 

ATTRIBUTE black_box : BOOLEAN;
ATTRIBUTE noopt : BOOLEAN;

COMPONENT mux_0
	PORT(e0 : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		 e1 : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		 e2 : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		 e3 : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		 e4 : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		 e5 : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		 e6 : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		 e7 : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		 op : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		 saida : OUT STD_LOGIC_VECTOR(15 DOWNTO 0));
END COMPONENT;
ATTRIBUTE black_box OF mux_0: COMPONENT IS true;
ATTRIBUTE noopt OF mux_0: COMPONENT IS true;

COMPONENT somador
GENERIC (n : INTEGER
			);
	PORT(a : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		 b : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		 soma : OUT STD_LOGIC_VECTOR(15 DOWNTO 0)
	);
END COMPONENT;

COMPONENT subtrator
GENERIC (n : INTEGER
			);
	PORT(a : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		 b : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		 resultado : OUT STD_LOGIC_VECTOR(15 DOWNTO 0)
	);
END COMPONENT;

COMPONENT shifter
GENERIC (n : INTEGER
			);
	PORT(op : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		 valor : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		 saida : OUT STD_LOGIC_VECTOR(15 DOWNTO 0)
	);
END COMPONENT;

SIGNAL	s1 :  STD_LOGIC_VECTOR(15 DOWNTO 0);
SIGNAL	s2 :  STD_LOGIC_VECTOR(15 DOWNTO 0);
SIGNAL	s3 :  STD_LOGIC_VECTOR(15 DOWNTO 0);
SIGNAL	s4 :  STD_LOGIC_VECTOR(15 DOWNTO 0);
SIGNAL	s5 :  STD_LOGIC_VECTOR(15 DOWNTO 0);
SIGNAL	s6 :  STD_LOGIC_VECTOR(15 DOWNTO 0);
SIGNAL	s7 :  STD_LOGIC_VECTOR(15 DOWNTO 0);


BEGIN 



b2v_inst : somador
GENERIC MAP(n => 16
			)
PORT MAP(a => data1,
		 b => data0,
		 soma => s2);


b2v_inst2 : subtrator
GENERIC MAP(n => 16
			)
PORT MAP(a => data1,
		 b => data0,
		 resultado => s1);


b2v_inst4 : shifter
GENERIC MAP(n => 16
			)
PORT MAP(op => seletor,
		 valor => data1,
		 saida => s3);


s4 <= data1 AND data0;


s5 <= data0 OR data1;


s6 <= data1 XOR data0;


s7 <= NOT(s6);



b2v_inst9 : mux_0
PORT MAP(e0 => s5,
		 e1 => s4,
		 e2 => s7,
		 e3 => s6,
		 e4 => s1,
		 e5 => s2,
		 e6 => s3,
		 e7 => s3,
		 op => seletor,
		 saida => outULA);


END bdf_type;