{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687280759752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687280759753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 14:05:59 2023 " "Processing started: Tue Jun 20 14:05:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687280759753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280759753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problema3 -c problema3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off problema3 -c problema3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280759753 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687280759862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687280759862 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erromoeda ErroMoeda principal.v(19) " "Verilog HDL Declaration information at principal.v(19): object \"erromoeda\" differs only in case from object \"ErroMoeda\" in the same scope" {  } { { "principal.v" "" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687280764849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "errosensor ErroSensor principal.v(18) " "Verilog HDL Declaration information at principal.v(18): object \"errosensor\" differs only in case from object \"ErroSensor\" in the same scope" {  } { { "principal.v" "" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687280764849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.v 1 1 " "Found 1 design units, including 1 entities, in source file principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 principal " "Found entity 1: principal" {  } { { "principal.v" "" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280764850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280764850 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit tempo6seg.v(5) " "Verilog HDL Declaration warning at tempo6seg.v(5): \"bit\" is SystemVerilog-2005 keyword" {  } { { "tempo6seg.v" "" { Text "/home/aluno/Documentos/pblfinal3/tempo6seg.v" 5 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1687280764850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo6seg.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo6seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 tempo6seg " "Found entity 1: tempo6seg" {  } { { "tempo6seg.v" "" { Text "/home/aluno/Documentos/pblfinal3/tempo6seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280764850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280764850 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit tempo2seg.v(5) " "Verilog HDL Declaration warning at tempo2seg.v(5): \"bit\" is SystemVerilog-2005 keyword" {  } { { "tempo2seg.v" "" { Text "/home/aluno/Documentos/pblfinal3/tempo2seg.v" 5 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1687280764851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo2seg.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo2seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 tempo2seg " "Found entity 1: tempo2seg" {  } { { "tempo2seg.v" "" { Text "/home/aluno/Documentos/pblfinal3/tempo2seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280764851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280764851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.v" "" { Text "/home/aluno/Documentos/pblfinal3/divisor_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280764851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280764851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux28x7.v 1 1 " "Found 1 design units, including 1 entities, in source file mux28x7.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux28x7 " "Found entity 1: mux28x7" {  } { { "mux28x7.v" "" { Text "/home/aluno/Documentos/pblfinal3/mux28x7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280764851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280764851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mostrardisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file mostrardisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 mostrardisplay " "Found entity 1: mostrardisplay" {  } { { "mostrardisplay.v" "" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280764852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280764852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DEMUX4X1.v 1 1 " "Found 1 design units, including 1 entities, in source file DEMUX4X1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX4X1 " "Found entity 1: DEMUX4X1" {  } { { "DEMUX4X1.v" "" { Text "/home/aluno/Documentos/pblfinal3/DEMUX4X1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280764852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280764852 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "21 decodificador28bits.v(149) " "Verilog HDL Expression warning at decodificador28bits.v(149): truncated literal to match 21 bits" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 149 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1687280764853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador28bits.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador28bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador28bits " "Found entity 1: decodificador28bits" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280764853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280764853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadora.v 1 1 " "Found 1 design units, including 1 entities, in source file contadora.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadora " "Found entity 1: contadora" {  } { { "contadora.v" "" { Text "/home/aluno/Documentos/pblfinal3/contadora.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280764853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280764853 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit tempo10seg.v(5) " "Verilog HDL Declaration warning at tempo10seg.v(5): \"bit\" is SystemVerilog-2005 keyword" {  } { { "tempo10seg.v" "" { Text "/home/aluno/Documentos/pblfinal3/tempo10seg.v" 5 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1687280764853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo10seg.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo10seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 tempo10seg " "Found entity 1: tempo10seg" {  } { { "tempo10seg.v" "" { Text "/home/aluno/Documentos/pblfinal3/tempo10seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280764853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280764853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FFD.v 1 1 " "Found 1 design units, including 1 entities, in source file FFD.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.v" "" { Text "/home/aluno/Documentos/pblfinal3/FFD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280764854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280764854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level_to_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file level_to_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 level_to_pulse " "Found entity 1: level_to_pulse" {  } { { "level_to_pulse.v" "" { Text "/home/aluno/Documentos/pblfinal3/level_to_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280764854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280764854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ErrMoeda.v 1 1 " "Found 1 design units, including 1 entities, in source file ErrMoeda.v" { { "Info" "ISGN_ENTITY_NAME" "1 ErrMoeda " "Found entity 1: ErrMoeda" {  } { { "ErrMoeda.v" "" { Text "/home/aluno/Documentos/pblfinal3/ErrMoeda.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280764854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280764854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ErrSensor.v 1 1 " "Found 1 design units, including 1 entities, in source file ErrSensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ErrSensor " "Found entity 1: ErrSensor" {  } { { "ErrSensor.v" "" { Text "/home/aluno/Documentos/pblfinal3/ErrSensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280764855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280764855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SomadorMoeda.v 1 1 " "Found 1 design units, including 1 entities, in source file SomadorMoeda.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorMoeda " "Found entity 1: SomadorMoeda" {  } { { "SomadorMoeda.v" "" { Text "/home/aluno/Documentos/pblfinal3/SomadorMoeda.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280764855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280764855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MaquinadeEstados.v 1 1 " "Found 1 design units, including 1 entities, in source file MaquinadeEstados.v" { { "Info" "ISGN_ENTITY_NAME" "1 MaquinadeEstados " "Found entity 1: MaquinadeEstados" {  } { { "MaquinadeEstados.v" "" { Text "/home/aluno/Documentos/pblfinal3/MaquinadeEstados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687280764856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280764856 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "principal.v(43) " "Verilog HDL Instantiation warning at principal.v(43): instance has no name" {  } { { "principal.v" "" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1687280764857 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "level_to_pulse.v(11) " "Verilog HDL Instantiation warning at level_to_pulse.v(11): instance has no name" {  } { { "level_to_pulse.v" "" { Text "/home/aluno/Documentos/pblfinal3/level_to_pulse.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1687280764857 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "level_to_pulse.v(12) " "Verilog HDL Instantiation warning at level_to_pulse.v(12): instance has no name" {  } { { "level_to_pulse.v" "" { Text "/home/aluno/Documentos/pblfinal3/level_to_pulse.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1687280764857 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "principal.v(48) " "Verilog HDL Instantiation warning at principal.v(48): instance has no name" {  } { { "principal.v" "" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1687280764857 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "principal.v(50) " "Verilog HDL Instantiation warning at principal.v(50): instance has no name" {  } { { "principal.v" "" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1687280764857 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "principal.v(52) " "Verilog HDL Instantiation warning at principal.v(52): instance has no name" {  } { { "principal.v" "" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1687280764857 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mostrardisplay.v(17) " "Verilog HDL Instantiation warning at mostrardisplay.v(17): instance has no name" {  } { { "mostrardisplay.v" "" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1687280764857 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mostrardisplay.v(19) " "Verilog HDL Instantiation warning at mostrardisplay.v(19): instance has no name" {  } { { "mostrardisplay.v" "" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1687280764857 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mostrardisplay.v(21) " "Verilog HDL Instantiation warning at mostrardisplay.v(21): instance has no name" {  } { { "mostrardisplay.v" "" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1687280764857 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mostrardisplay.v(23) " "Verilog HDL Instantiation warning at mostrardisplay.v(23): instance has no name" {  } { { "mostrardisplay.v" "" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1687280764858 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "principal.v(54) " "Verilog HDL Instantiation warning at principal.v(54): instance has no name" {  } { { "principal.v" "" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1687280764858 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "principal.v(56) " "Verilog HDL Instantiation warning at principal.v(56): instance has no name" {  } { { "principal.v" "" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1687280764858 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "principal " "Elaborating entity \"principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687280764891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tempo2seg tempo2seg:entrega " "Elaborating entity \"tempo2seg\" for hierarchy \"tempo2seg:entrega\"" {  } { { "principal.v" "entrega" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280764892 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tempo2seg.v(15) " "Verilog HDL assignment warning at tempo2seg.v(15): truncated value with size 32 to match size of target (2)" {  } { { "tempo2seg.v" "" { Text "/home/aluno/Documentos/pblfinal3/tempo2seg.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687280764892 "|principal|tempo2seg:entrega"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tempo6seg tempo6seg:errosensor " "Elaborating entity \"tempo6seg\" for hierarchy \"tempo6seg:errosensor\"" {  } { { "principal.v" "errosensor" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280764892 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tempo6seg.v(15) " "Verilog HDL assignment warning at tempo6seg.v(15): truncated value with size 32 to match size of target (3)" {  } { { "tempo6seg.v" "" { Text "/home/aluno/Documentos/pblfinal3/tempo6seg.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687280764893 "|principal|tempo6seg:errosensor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tempo10seg tempo10seg:bebiba " "Elaborating entity \"tempo10seg\" for hierarchy \"tempo10seg:bebiba\"" {  } { { "principal.v" "bebiba" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280764893 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tempo10seg.v(15) " "Verilog HDL assignment warning at tempo10seg.v(15): truncated value with size 32 to match size of target (4)" {  } { { "tempo10seg.v" "" { Text "/home/aluno/Documentos/pblfinal3/tempo10seg.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687280764893 "|principal|tempo10seg:bebiba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MaquinadeEstados MaquinadeEstados:comb_5 " "Elaborating entity \"MaquinadeEstados\" for hierarchy \"MaquinadeEstados:comb_5\"" {  } { { "principal.v" "comb_5" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280764894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level_to_pulse level_to_pulse:enter " "Elaborating entity \"level_to_pulse\" for hierarchy \"level_to_pulse:enter\"" {  } { { "principal.v" "enter" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280764894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD level_to_pulse:enter\|FFD:comb_6 " "Elaborating entity \"FFD\" for hierarchy \"level_to_pulse:enter\|FFD:comb_6\"" {  } { { "level_to_pulse.v" "comb_6" { Text "/home/aluno/Documentos/pblfinal3/level_to_pulse.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280764895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ErrSensor ErrSensor:comb_8 " "Elaborating entity \"ErrSensor\" for hierarchy \"ErrSensor:comb_8\"" {  } { { "principal.v" "comb_8" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280764895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorMoeda SomadorMoeda:comb_9 " "Elaborating entity \"SomadorMoeda\" for hierarchy \"SomadorMoeda:comb_9\"" {  } { { "principal.v" "comb_9" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280764896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ErrMoeda ErrMoeda:comb_10 " "Elaborating entity \"ErrMoeda\" for hierarchy \"ErrMoeda:comb_10\"" {  } { { "principal.v" "comb_10" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280764896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mostrardisplay mostrardisplay:comb_11 " "Elaborating entity \"mostrardisplay\" for hierarchy \"mostrardisplay:comb_11\"" {  } { { "principal.v" "comb_11" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280764897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadora mostrardisplay:comb_11\|contadora:comb_3 " "Elaborating entity \"contadora\" for hierarchy \"mostrardisplay:comb_11\|contadora:comb_3\"" {  } { { "mostrardisplay.v" "comb_3" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280764897 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 contadora.v(9) " "Verilog HDL assignment warning at contadora.v(9): truncated value with size 32 to match size of target (3)" {  } { { "contadora.v" "" { Text "/home/aluno/Documentos/pblfinal3/contadora.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687280764897 "|principal|mostrardisplay:comb_11|contadora:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador28bits mostrardisplay:comb_11\|decodificador28bits:comb_4 " "Elaborating entity \"decodificador28bits\" for hierarchy \"mostrardisplay:comb_11\|decodificador28bits:comb_4\"" {  } { { "mostrardisplay.v" "comb_4" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280764897 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(32) " "Verilog HDL Always Construct warning at decodificador28bits.v(32): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280764898 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(36) " "Verilog HDL Always Construct warning at decodificador28bits.v(36): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280764898 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(40) " "Verilog HDL Always Construct warning at decodificador28bits.v(40): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280764898 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(44) " "Verilog HDL Always Construct warning at decodificador28bits.v(44): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280764898 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(48) " "Verilog HDL Always Construct warning at decodificador28bits.v(48): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280764898 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(52) " "Verilog HDL Always Construct warning at decodificador28bits.v(52): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280764898 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(56) " "Verilog HDL Always Construct warning at decodificador28bits.v(56): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280764898 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(60) " "Verilog HDL Always Construct warning at decodificador28bits.v(60): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280764898 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(64) " "Verilog HDL Always Construct warning at decodificador28bits.v(64): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280764898 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "valoramais decodificador28bits.v(67) " "Verilog HDL Always Construct warning at decodificador28bits.v(67): variable \"valoramais\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280764898 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(116) " "Verilog HDL Always Construct warning at decodificador28bits.v(116): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280764899 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(120) " "Verilog HDL Always Construct warning at decodificador28bits.v(120): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280764899 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(124) " "Verilog HDL Always Construct warning at decodificador28bits.v(124): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280764899 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(128) " "Verilog HDL Always Construct warning at decodificador28bits.v(128): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280764900 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(132) " "Verilog HDL Always Construct warning at decodificador28bits.v(132): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280764900 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(136) " "Verilog HDL Always Construct warning at decodificador28bits.v(136): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280764900 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(140) " "Verilog HDL Always Construct warning at decodificador28bits.v(140): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280764900 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(144) " "Verilog HDL Always Construct warning at decodificador28bits.v(144): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280764900 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soma decodificador28bits.v(148) " "Verilog HDL Always Construct warning at decodificador28bits.v(148): variable \"soma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decodificador28bits.v" "" { Text "/home/aluno/Documentos/pblfinal3/decodificador28bits.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687280764900 "|principal|mostrardisplay:comb_11|decodificador28bits:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux28x7 mostrardisplay:comb_11\|mux28x7:comb_5 " "Elaborating entity \"mux28x7\" for hierarchy \"mostrardisplay:comb_11\|mux28x7:comb_5\"" {  } { { "mostrardisplay.v" "comb_5" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280764906 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 7 mux28x7.v(12) " "Verilog HDL assignment warning at mux28x7.v(12): truncated value with size 28 to match size of target (7)" {  } { { "mux28x7.v" "" { Text "/home/aluno/Documentos/pblfinal3/mux28x7.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687280764906 "|principal|mostrardisplay:comb_11|mux28x7:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX4X1 mostrardisplay:comb_11\|DEMUX4X1:comb_6 " "Elaborating entity \"DEMUX4X1\" for hierarchy \"mostrardisplay:comb_11\|DEMUX4X1:comb_6\"" {  } { { "mostrardisplay.v" "comb_6" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280764907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock divisor_clock:comb_12 " "Elaborating entity \"divisor_clock\" for hierarchy \"divisor_clock:comb_12\"" {  } { { "principal.v" "comb_12" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687280764907 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mostrardisplay:comb_11\|cadeia\[27\] " "Net \"mostrardisplay:comb_11\|cadeia\[27\]\" is missing source, defaulting to GND" {  } { { "mostrardisplay.v" "cadeia\[27\]" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687280764918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mostrardisplay:comb_11\|cadeia\[26\] " "Net \"mostrardisplay:comb_11\|cadeia\[26\]\" is missing source, defaulting to GND" {  } { { "mostrardisplay.v" "cadeia\[26\]" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687280764918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mostrardisplay:comb_11\|cadeia\[25\] " "Net \"mostrardisplay:comb_11\|cadeia\[25\]\" is missing source, defaulting to GND" {  } { { "mostrardisplay.v" "cadeia\[25\]" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687280764918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mostrardisplay:comb_11\|cadeia\[24\] " "Net \"mostrardisplay:comb_11\|cadeia\[24\]\" is missing source, defaulting to GND" {  } { { "mostrardisplay.v" "cadeia\[24\]" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687280764918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mostrardisplay:comb_11\|cadeia\[23\] " "Net \"mostrardisplay:comb_11\|cadeia\[23\]\" is missing source, defaulting to GND" {  } { { "mostrardisplay.v" "cadeia\[23\]" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687280764918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mostrardisplay:comb_11\|cadeia\[22\] " "Net \"mostrardisplay:comb_11\|cadeia\[22\]\" is missing source, defaulting to GND" {  } { { "mostrardisplay.v" "cadeia\[22\]" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687280764918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mostrardisplay:comb_11\|cadeia\[21\] " "Net \"mostrardisplay:comb_11\|cadeia\[21\]\" is missing source, defaulting to GND" {  } { { "mostrardisplay.v" "cadeia\[21\]" { Text "/home/aluno/Documentos/pblfinal3/mostrardisplay.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687280764918 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1687280764918 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "level_to_pulse.v" "comb_7" { Text "/home/aluno/Documentos/pblfinal3/level_to_pulse.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1687280764918 "|principal|level_to_pulse:enter|FFD:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_6 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "level_to_pulse.v" "comb_6" { Text "/home/aluno/Documentos/pblfinal3/level_to_pulse.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1687280764918 "|principal|level_to_pulse:enter|FFD:comb_6"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1687280765178 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "digito\[3\] VCC " "Pin \"digito\[3\]\" is stuck at VCC" {  } { { "principal.v" "" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687280765290 "|principal|digito[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ponto VCC " "Pin \"ponto\" is stuck at VCC" {  } { { "principal.v" "" { Text "/home/aluno/Documentos/pblfinal3/principal.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687280765290 "|principal|ponto"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1687280765290 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687280765406 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "258 " "Implemented 258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687280765414 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687280765414 ""} { "Info" "ICUT_CUT_TM_LCELLS" "233 " "Implemented 233 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687280765414 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687280765414 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Documentos/pblfinal3/output_files/problema3.map.smsg " "Generated suppressed messages file /home/aluno/Documentos/pblfinal3/output_files/problema3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280765438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687280765445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 14:06:05 2023 " "Processing ended: Tue Jun 20 14:06:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687280765445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687280765445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687280765445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687280765445 ""}
