#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jul 13 13:46:22 2022
# Process ID: 42284
# Current directory: e:/ax/ku040/gtwizard_ultrascale_0_ex
# Command line: vivado.exe -notrace -source e:/ax/ku040/gth_1.25/gth_1.25.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0_ex.tcl
# Log file: e:/ax/ku040/gtwizard_ultrascale_0_ex/vivado.log
# Journal file: e:/ax/ku040/gtwizard_ultrascale_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source e:/ax/ku040/gth_1.25/gth_1.25.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0_ex.tcl -notrace
update_compile_order -fileset sources_1
add_files -norecurse {E:/ax/ku040/gtwizard_ultrascale_0_ex/src/packet_rec.v E:/ax/ku040/gtwizard_ultrascale_0_ex/src/word_align.v E:/ax/ku040/gtwizard_ultrascale_0_ex/src/top.v E:/ax/ku040/gtwizard_ultrascale_0_ex/src/packet_send.v}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {E:/ax/ku040/gtwizard_ultrascale_0_ex/src/ila_0/ila_0.xci E:/ax/ku040/gtwizard_ultrascale_0_ex/src/sys_clock/sys_clock.xci}
export_ip_user_files -of_objects  [get_files  {E:/ax/ku040/gtwizard_ultrascale_0_ex/src/ila_0/ila_0.xci E:/ax/ku040/gtwizard_ultrascale_0_ex/src/sys_clock/sys_clock.xci}] -lib_map_path [list {modelsim=e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/modelsim} {questa=e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/questa} {riviera=e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/riviera} {activehdl=e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {ila_0 sys_clock}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {ila_0 sys_clock}] -no_script -sync -force -quiet
generate_target all [get_files  {E:/ax/ku040/gtwizard_ultrascale_0_ex/src/ila_0/ila_0.xci E:/ax/ku040/gtwizard_ultrascale_0_ex/src/sys_clock/sys_clock.xci}]
catch { config_ip_cache -export [get_ips -all ila_0] }
catch { config_ip_cache -export [get_ips -all sys_clock] }
export_ip_user_files -of_objects [get_files E:/ax/ku040/gtwizard_ultrascale_0_ex/src/ila_0/ila_0.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files E:/ax/ku040/gtwizard_ultrascale_0_ex/src/sys_clock/sys_clock.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/ax/ku040/gtwizard_ultrascale_0_ex/src/ila_0/ila_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/ax/ku040/gtwizard_ultrascale_0_ex/src/sys_clock/sys_clock.xci]
launch_runs -jobs 6 {ila_0_synth_1 sys_clock_synth_1}
export_simulation -of_objects [get_files E:/ax/ku040/gtwizard_ultrascale_0_ex/src/ila_0/ila_0.xci] -directory e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts -ip_user_files_dir e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files -ipstatic_source_dir e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/modelsim} {questa=e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/questa} {riviera=e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/riviera} {activehdl=e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files E:/ax/ku040/gtwizard_ultrascale_0_ex/src/sys_clock/sys_clock.xci] -directory e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts -ip_user_files_dir e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files -ipstatic_source_dir e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/modelsim} {questa=e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/questa} {riviera=e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/riviera} {activehdl=e:/ax/ku040/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
place_ports sys_clk_p AK17
set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports [list sys_clk_p]]
place_ports mgtrefclk_p AF6
place_ports {tx_disable[0]} AM10
place_ports {tx_disable[1]} AL10
place_ports {tx_disable[2]} AP9
place_ports {tx_disable[3]} AN9
set_property IOSTANDARD LVCMOS18 [get_ports [list {tx_disable[3]} {tx_disable[2]} {tx_disable[1]} {tx_disable[0]}]]
set_property target_constrs_file e:/ax/ku040/gtwizard_ultrascale_0_ex/imports/gtwizard_ultrascale_0_example_top.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
