Info: Generated by version: 20.3 build 158
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/stratix10/Documents/deep_south_interface/Minimum_BIST/qsys/system_manager.qsys --block-symbol-file --output-directory=/home/stratix10/Documents/deep_south_interface/Minimum_BIST/qsys/system_manager --family="Stratix 10" --part=1SM21CHU2F53E2VG
Progress: Loading qsys/system_manager.qsys
Progress: Reading input file
Progress: Adding config_clk_src [altera_generic_component 1.0]
Progress: Parameterizing module config_clk_src
Progress: Adding flash_mem_buf [altera_generic_component 1.0]
Progress: Parameterizing module flash_mem_buf
Progress: Adding iopll_0 [altera_generic_component 1.0]
Progress: Parameterizing module iopll_0
Progress: Adding reg_bridge_0 [altera_generic_component 1.0]
Progress: Parameterizing module reg_bridge_0
Progress: Adding reg_bridge_1 [altera_generic_component 1.0]
Progress: Parameterizing module reg_bridge_1
Progress: Adding system_manager_if [altera_generic_component 1.0]
Progress: Parameterizing module system_manager_if
Progress: Adding user_clk_src [altera_generic_component 1.0]
Progress: Parameterizing module user_clk_src
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/stratix10/Documents/deep_south_interface/Minimum_BIST/qsys/system_manager.qsys --synthesis=VERILOG --output-directory=/home/stratix10/Documents/deep_south_interface/Minimum_BIST/qsys/system_manager --family="Stratix 10" --part=1SM21CHU2F53E2VG
Progress: Loading qsys/system_manager.qsys
Progress: Reading input file
Progress: Adding config_clk_src [altera_generic_component 1.0]
Progress: Parameterizing module config_clk_src
Progress: Adding flash_mem_buf [altera_generic_component 1.0]
Progress: Parameterizing module flash_mem_buf
Progress: Adding iopll_0 [altera_generic_component 1.0]
Progress: Parameterizing module iopll_0
Progress: Adding reg_bridge_0 [altera_generic_component 1.0]
Progress: Parameterizing module reg_bridge_0
Progress: Adding reg_bridge_1 [altera_generic_component 1.0]
Progress: Parameterizing module reg_bridge_1
Progress: Adding system_manager_if [altera_generic_component 1.0]
Progress: Parameterizing module system_manager_if
Progress: Adding user_clk_src [altera_generic_component 1.0]
Progress: Parameterizing module user_clk_src
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system_manager: "Transforming system: system_manager"
Info: Interconnect is inserted between master reg_bridge_0.m0 and slave reg_bridge_1.s0 because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Interconnect is inserted between master system_manager_if.mem_if and slave flash_mem_buf.s2 because the master has address signal 10 bit wide, but the slave is 9 bit wide.
Info: Interconnect is inserted between master system_manager_if.mem_if and slave flash_mem_buf.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master system_manager_if.mem_if and slave flash_mem_buf.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: system_manager: "Naming system components in system: system_manager"
Info: system_manager: "Processing generation queue"
Info: system_manager: "Generating: system_manager"
Info: system_manager: "Generating: system_manager_clk_0"
Info: system_manager: "Generating: system_manager_flash_memory_buffer"
Info: system_manager: "Generating: system_manager_iopll_0"
Info: system_manager: "Generating: system_manager_reg_bridge0"
Info: system_manager: "Generating: system_manager_mm_bridge_0"
Info: system_manager: "Generating: system_manager_system_manager_if_0"
Info: system_manager: "Generating: system_manager_clk_2"
Info: system_manager: "Generating: system_manager_altera_mm_interconnect_1920_ooqu7qq"
Info: system_manager: "Generating: system_manager_altera_mm_interconnect_1920_ssubmtq"
Info: system_manager: "Generating: system_manager_altera_mm_interconnect_1920_wythply"
Info: system_manager: "Generating: altera_reset_controller"
Info: system_manager: "Generating: system_manager_altera_merlin_master_translator_191_g7h47bq"
Info: system_manager: "Generating: system_manager_altera_merlin_slave_translator_191_x56fcki"
Info: system_manager: "Generating: system_manager_altera_merlin_master_agent_191_mpbm6tq"
Info: system_manager: "Generating: system_manager_altera_merlin_slave_agent_191_ncfkfri"
Info: system_manager: "Generating: system_manager_altera_avalon_sc_fifo_1930_pqv24kq"
Info: system_manager: "Generating: system_manager_altera_merlin_router_1920_qj5kfvi"
Info: system_manager: "Generating: system_manager_altera_merlin_router_1920_vjttvwq"
Info: system_manager: "Generating: system_manager_altera_merlin_router_1920_i7qr6ky"
Info: system_manager: "Generating: system_manager_altera_merlin_traffic_limiter_191_kcba44q"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: system_manager: "Generating: system_manager_altera_merlin_burst_adapter_1920_7u52mfq"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: system_manager: "Generating: system_manager_altera_merlin_demultiplexer_1920_oq6xuty"
Info: system_manager: "Generating: system_manager_altera_merlin_multiplexer_1920_itiewpq"
Info: system_manager: "Generating: system_manager_altera_merlin_demultiplexer_1920_yky73ba"
Info: system_manager: "Generating: system_manager_altera_merlin_multiplexer_1920_uwqlapy"
Info: system_manager: "Generating: system_manager_altera_merlin_width_adapter_1920_bryp3pq"
Info: system_manager: "Generating: system_manager_altera_merlin_width_adapter_1920_ytcfiva"
Info: system_manager: "Generating: system_manager_altera_merlin_router_1920_vlgpiaq"
Info: system_manager: "Generating: system_manager_altera_merlin_router_1920_ev3lzvi"
Info: system_manager: "Generating: system_manager_altera_merlin_demultiplexer_1920_gbiuuca"
Info: system_manager: "Generating: system_manager_altera_merlin_multiplexer_1920_ermp3ny"
Info: system_manager: "Generating: system_manager_altera_merlin_multiplexer_1920_onph3oq"
Info: system_manager: "Generating: system_manager_altera_avalon_st_handshake_clock_crosser_1930_w4qjvny"
Info: system_manager: "Generating: system_manager_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_mg7ilfq"
Info: system_manager: "Generating: system_manager_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1920_h5micbi"
Info: system_manager: "Generating: system_manager_altera_avalon_st_pipeline_stage_1920_zterisq"
Info: system_manager: Done "system_manager" with 37 modules, 55 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in system_manager. No files generated.
Info: Finished: Generate IP Core Documentation
