Analysis & Synthesis report for Testbench_proyecto
Mon Mar 26 10:43:22 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Mar 26 10:43:22 2018           ;
; Quartus Prime Version       ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name               ; Testbench_proyecto                          ;
; Top-level Entity Name       ; Testbench_proyecto                          ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA6F31C6       ;                    ;
; Top-level entity name                                                           ; Testbench_proyecto ; Testbench_proyecto ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Mon Mar 26 10:42:38 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Testbench_proyecto -c Testbench_proyecto
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file files/wbstage.v
    Info (12023): Found entity 1: wbStage File: D:/FPGA_ArquiII/Proyecto 1/files/wbStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/regpc.v
    Info (12023): Found entity 1: RegPC File: D:/FPGA_ArquiII/Proyecto 1/files/RegPC.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/proyecto1_procesadorvectorial.v
    Info (12023): Found entity 1: Proyecto1_ProcesadorVectorial File: D:/FPGA_ArquiII/Proyecto 1/files/Proyecto1_ProcesadorVectorial.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file files/pcadder.v
    Info (12023): Found entity 1: pcAdder File: D:/FPGA_ArquiII/Proyecto 1/files/pcAdder.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/muxoperb.v
    Info (12023): Found entity 1: muxOperB File: D:/FPGA_ArquiII/Proyecto 1/files/muxOperB.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/mux_sel_pc.v
    Info (12023): Found entity 1: Mux_Sel_PC File: D:/FPGA_ArquiII/Proyecto 1/files/Mux_Sel_PC.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/mux_sel_dat.v
    Info (12023): Found entity 1: Mux_Sel_Dat File: D:/FPGA_ArquiII/Proyecto 1/files/Mux_Sel_Dat.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/mux_pixel4.v
    Info (12023): Found entity 1: mux_pixel4 File: D:/FPGA_ArquiII/Proyecto 1/files/mux_pixel4.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/mux_pixel3.v
    Info (12023): Found entity 1: mux_pixel3 File: D:/FPGA_ArquiII/Proyecto 1/files/mux_pixel3.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/mux_pixel2.v
    Info (12023): Found entity 1: mux_pixel2 File: D:/FPGA_ArquiII/Proyecto 1/files/mux_pixel2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/mux_pixel1.v
    Info (12023): Found entity 1: mux_pixel1 File: D:/FPGA_ArquiII/Proyecto 1/files/mux_pixel1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/mux_alu_concat.v
    Info (12023): Found entity 1: mux_alu_concat File: D:/FPGA_ArquiII/Proyecto 1/files/mux_alu_concat.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/memwbreg.v
    Info (12023): Found entity 1: MEMWBreg File: D:/FPGA_ArquiII/Proyecto 1/files/MEMWBreg.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/memstage.v
    Info (12023): Found entity 1: memStage File: D:/FPGA_ArquiII/Proyecto 1/files/memStage.v Line: 1
Error (10170): Verilog HDL syntax error at memInstruction_inst.v(1) near text: "(";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: D:/FPGA_ArquiII/Proyecto 1/files/memInstruction_inst.v Line: 1
Error (10839): Verilog HDL error at memInstruction_inst.v(1): declaring global objects is a SystemVerilog feature File: D:/FPGA_ArquiII/Proyecto 1/files/memInstruction_inst.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file files/meminstruction_inst.v
Info (12021): Found 1 design units, including 1 entities, in source file files/meminstruction_bb.v
    Info (12023): Found entity 1: memInstruction File: D:/FPGA_ArquiII/Proyecto 1/files/memInstruction_bb.v Line: 35
Error (10228): Verilog HDL error at memInstruction.v(40): module "memInstruction" cannot be declared more than once File: D:/FPGA_ArquiII/Proyecto 1/files/memInstruction.v Line: 40
Info (10499): HDL info at memInstruction_bb.v(35): see declaration for object "memInstruction" File: D:/FPGA_ArquiII/Proyecto 1/files/memInstruction_bb.v Line: 35
Info (12021): Found 0 design units, including 0 entities, in source file files/meminstruction.v
Info (12021): Found 1 design units, including 1 entities, in source file files/meminst.v
    Info (12023): Found entity 1: MemInst File: D:/FPGA_ArquiII/Proyecto 1/files/MemInst.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/mem_bb.v
    Info (12023): Found entity 1: mem File: D:/FPGA_ArquiII/Proyecto 1/files/mem_bb.v Line: 35
Error (10228): Verilog HDL error at mem.v(40): module "mem" cannot be declared more than once File: D:/FPGA_ArquiII/Proyecto 1/files/mem.v Line: 40
Info (10499): HDL info at mem_bb.v(35): see declaration for object "mem" File: D:/FPGA_ArquiII/Proyecto 1/files/mem_bb.v Line: 35
Info (12021): Found 0 design units, including 0 entities, in source file files/mem.v
Info (12021): Found 1 design units, including 1 entities, in source file files/ifidreg.v
    Info (12023): Found entity 1: IFIDreg File: D:/FPGA_ArquiII/Proyecto 1/files/IFIDreg.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/idexreg.v
    Info (12023): Found entity 1: IDEXreg File: D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/fetchstage.v
    Info (12023): Found entity 1: fetchStage File: D:/FPGA_ArquiII/Proyecto 1/files/fetchStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/exmemreg.v
    Info (12023): Found entity 1: EXMEMreg File: D:/FPGA_ArquiII/Proyecto 1/files/EXMEMreg.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/exestage.v
    Info (12023): Found entity 1: exeStage File: D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/decostage.v
    Info (12023): Found entity 1: decoStage File: D:/FPGA_ArquiII/Proyecto 1/files/decoStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/decodestage.v
    Info (12023): Found entity 1: decodeStage File: D:/FPGA_ArquiII/Proyecto 1/files/decodeStage.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/concat_pixels.v
    Info (12023): Found entity 1: concat_pixels File: D:/FPGA_ArquiII/Proyecto 1/files/concat_pixels.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/bancoregistros.v
    Info (12023): Found entity 1: BancoRegistros File: D:/FPGA_ArquiII/Proyecto 1/files/BancoRegistros.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/alu_pixel4.v
    Info (12023): Found entity 1: alu_pixel4 File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/alu_pixel3.v
    Info (12023): Found entity 1: alu_pixel3 File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/alu_pixel2.v
    Info (12023): Found entity 1: alu_pixel2 File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/alu_pixel1.v
    Info (12023): Found entity 1: alu_pixel1 File: D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/alu_operands.v
    Info (12023): Found entity 1: alu_operands File: D:/FPGA_ArquiII/Proyecto 1/files/alu_operands.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file files/testbench_proyecto.v
    Info (12023): Found entity 1: Testbench_proyecto File: D:/FPGA_ArquiII/Proyecto 1/files/Testbench_proyecto.v Line: 1
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning
    Error: Peak virtual memory: 703 megabytes
    Error: Processing ended: Mon Mar 26 10:43:22 2018
    Error: Elapsed time: 00:00:44
    Error: Total CPU time (on all processors): 00:01:22


