--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml count_to_60.twx count_to_60.ncd -o count_to_60.twr
count_to_60.pcf

Design file:              count_to_60.ncd
Physical constraint file: count_to_60.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
out         |        10.524(R)|      SLOW  |         4.291(R)|      FAST  |clk_BUFGP         |   0.000|
q<0>        |         8.930(R)|      SLOW  |         3.737(R)|      FAST  |clk_BUFGP         |   0.000|
q<1>        |         8.627(R)|      SLOW  |         3.551(R)|      FAST  |clk_BUFGP         |   0.000|
q<2>        |         8.754(R)|      SLOW  |         3.592(R)|      FAST  |clk_BUFGP         |   0.000|
q<3>        |         9.010(R)|      SLOW  |         3.757(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock reset to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
out         |        10.956(R)|      SLOW  |         4.487(R)|      FAST  |carry_reset_OR_5_o|   0.000|
q<4>        |         9.534(R)|      SLOW  |         4.270(R)|      FAST  |carry_reset_OR_5_o|   0.000|
q<5>        |         9.503(R)|      SLOW  |         4.260(R)|      FAST  |carry_reset_OR_5_o|   0.000|
q<6>        |        10.004(R)|      SLOW  |         4.560(R)|      FAST  |carry_reset_OR_5_o|   0.000|
q<7>        |        10.002(R)|      SLOW  |         4.558(R)|      FAST  |carry_reset_OR_5_o|   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.942|         |         |         |
reset          |    1.606|    1.606|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.507|         |         |         |
reset          |    1.733|    0.322|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Sep 13 12:15:51 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



