;redcode
;assert 1
	SPL 0, @-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ @121, -406
	MOV 211, @960
	ADD 217, @41
	ADD 217, @41
	MOV -1, <-20
	SUB 100, @300
	CMP -10, -0
	SUB @-11, @6
	CMP #12, @29
	SLT <712, @729
	SUB -10, -0
	MOV -101, <-10
	SUB <10, 65
	SUB @-11, @6
	SUB #121, -106
	JMP 0, #31
	SUB @121, 103
	SUB -207, <-120
	CMP #12, @29
	JMP 211, #960
	SPL 0, @-2
	CMP #12, @29
	SUB 100, @300
	ADD 2, @23
	CMP @121, 103
	SUB 100, @300
	CMP 10, -30
	JMZ -771, @-20
	JMN <12, #10
	JMP 211, #960
	SPL 0, @-2
	SUB @12, 0
	SUB -207, <-120
	SLT <10, 65
	ADD 2, @23
	SUB -0, 0
	SLT <10, 65
	CMP @121, @-104
	ADD 2, @23
	ADD 2, @23
	MOV #-111, <-60
	SPL 0, @-2
	CMP -207, <-120
	MOV #-111, <-60
	SPL 200, 90
	MOV -1, <-20
	JMZ @121, -406
