

================================================================
== Vitis HLS Report for 'vr_ifft'
================================================================
* Date:           Fri Dec  9 11:05:01 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.320 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |       54|  8734370|  0.270 us|  43.672 ms|   54|  8734370|       no|
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+---------------------------+---------+---------+----------+-----------+-----+---------+---------+
        |                                     |                           |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
        |               Instance              |           Module          |   min   |   max   |    min   |    max    | min |   max   |   Type  |
        +-------------------------------------+---------------------------+---------+---------+----------+-----------+-----+---------+---------+
        |grp_dataflow_parent_loop_proc_fu_86  |dataflow_parent_loop_proc  |       50|  8734366|  0.250 us|  43.672 ms|   50|  8734366|       no|
        +-------------------------------------+---------------------------+---------+---------+----------+-----------+-----+---------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.86>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ctrl2_regp_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %ctrl2_regp"   --->   Operation 6 'read' 'ctrl2_regp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = trunc i32 %ctrl2_regp_read"   --->   Operation 7 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ctrl2_regp_load_cast_cast = zext i8 %empty"   --->   Operation 8 'zext' 'ctrl2_regp_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.17ns)   --->   "%conv3_i = mul i16 %ctrl2_regp_load_cast_cast, i16 %ctrl2_regp_load_cast_cast"   --->   Operation 9 'mul' 'conv3_i' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv3_i_i8 = zext i16 %conv3_i"   --->   Operation 10 'zext' 'conv3_i_i8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%layer1_regp_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %layer1_regp"   --->   Operation 11 'read' 'layer1_regp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %layer1_regp_read, i32 16, i32 31"   --->   Operation 12 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_cast = zext i16 %tmp"   --->   Operation 13 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln208 = mul i32 %tmp_cast, i32 %conv3_i_i8" [src/fft.cpp:208]   --->   Operation 14 'mul' 'mul_ln208' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 15 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln208 = mul i32 %tmp_cast, i32 %conv3_i_i8" [src/fft.cpp:208]   --->   Operation 15 'mul' 'mul_ln208' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 16 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln208 = mul i32 %tmp_cast, i32 %conv3_i_i8" [src/fft.cpp:208]   --->   Operation 16 'mul' 'mul_ln208' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_r"   --->   Operation 17 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln208 = mul i32 %tmp_cast, i32 %conv3_i_i8" [src/fft.cpp:208]   --->   Operation 18 'mul' 'mul_ln208' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln208 = call void @dataflow_parent_loop_proc, i32 %mul_ln208, i128 %gmem, i64 %in_read, i32 %ctrl1_regp, i32 %actp_regp, i64 %out_st, i32 %rd_ptr, i16 %w, i16 %w_10, i16 %w_6, i16 %w_11, i16 %w_7, i16 %w_12, i16 %w_8, i16 %w_13, i16 %w_9, i16 %w_14" [src/fft.cpp:208]   --->   Operation 19 'call' 'call_ln208' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_st, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 1024, void @empty_2, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 0, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln208 = call void @dataflow_parent_loop_proc, i32 %mul_ln208, i128 %gmem, i64 %in_read, i32 %ctrl1_regp, i32 %actp_regp, i64 %out_st, i32 %rd_ptr, i16 %w, i16 %w_10, i16 %w_6, i16 %w_11, i16 %w_7, i16 %w_12, i16 %w_8, i16 %w_13, i16 %w_9, i16 %w_14" [src/fft.cpp:208]   --->   Operation 23 'call' 'call_ln208' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln261 = ret" [src/fft.cpp:261]   --->   Operation 24 'ret' 'ret_ln261' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ctrl1_regp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctrl2_regp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_regp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ actp_regp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rd_ptr]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ w]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ctrl2_regp_read           (read         ) [ 000000]
empty                     (trunc        ) [ 000000]
ctrl2_regp_load_cast_cast (zext         ) [ 000000]
conv3_i                   (mul          ) [ 000000]
conv3_i_i8                (zext         ) [ 001110]
layer1_regp_read          (read         ) [ 000000]
tmp                       (partselect   ) [ 000000]
tmp_cast                  (zext         ) [ 001110]
in_read                   (read         ) [ 000001]
mul_ln208                 (mul          ) [ 000001]
specinterface_ln0         (specinterface) [ 000000]
specinterface_ln0         (specinterface) [ 000000]
specinterface_ln0         (specinterface) [ 000000]
call_ln208                (call         ) [ 000000]
ret_ln261                 (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_st">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_st"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ctrl1_regp">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl1_regp"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ctrl2_regp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl2_regp"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer1_regp">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_regp"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="actp_regp">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="actp_regp"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rd_ptr">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_ptr"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="w_10">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_10"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="w_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="w_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_11"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="w_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="w_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_12"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="w_8">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_8"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="w_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_13"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="w_9">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="w_14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_proc"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="ctrl2_regp_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl2_regp_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="layer1_regp_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer1_regp_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="in_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_dataflow_parent_loop_proc_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="128" slack="0"/>
<pin id="90" dir="0" index="3" bw="64" slack="0"/>
<pin id="91" dir="0" index="4" bw="32" slack="0"/>
<pin id="92" dir="0" index="5" bw="32" slack="0"/>
<pin id="93" dir="0" index="6" bw="64" slack="0"/>
<pin id="94" dir="0" index="7" bw="32" slack="0"/>
<pin id="95" dir="0" index="8" bw="16" slack="0"/>
<pin id="96" dir="0" index="9" bw="16" slack="0"/>
<pin id="97" dir="0" index="10" bw="16" slack="0"/>
<pin id="98" dir="0" index="11" bw="16" slack="0"/>
<pin id="99" dir="0" index="12" bw="16" slack="0"/>
<pin id="100" dir="0" index="13" bw="16" slack="0"/>
<pin id="101" dir="0" index="14" bw="16" slack="0"/>
<pin id="102" dir="0" index="15" bw="16" slack="0"/>
<pin id="103" dir="0" index="16" bw="16" slack="0"/>
<pin id="104" dir="0" index="17" bw="16" slack="0"/>
<pin id="105" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln208/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="empty_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="ctrl2_regp_load_cast_cast_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ctrl2_regp_load_cast_cast/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="conv3_i_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="0"/>
<pin id="134" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="conv3_i/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="conv3_i_i8_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv3_i_i8/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="0" index="3" bw="6" slack="0"/>
<pin id="146" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_cast_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="155" class="1007" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="0" index="1" bw="16" slack="0"/>
<pin id="158" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln208/1 "/>
</bind>
</comp>

<comp id="162" class="1005" name="conv3_i_i8_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv3_i_i8 "/>
</bind>
</comp>

<comp id="167" class="1005" name="tmp_cast_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="172" class="1005" name="in_read_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="1"/>
<pin id="174" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_read "/>
</bind>
</comp>

<comp id="177" class="1005" name="mul_ln208_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln208 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="44" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="106"><net_src comp="46" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="108"><net_src comp="80" pin="2"/><net_sink comp="86" pin=3"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="86" pin=5"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="86" pin=6"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="86" pin=7"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="86" pin=8"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="86" pin=9"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="86" pin=10"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="86" pin=11"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="86" pin=12"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="86" pin=13"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="86" pin=14"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="86" pin=15"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="86" pin=16"/></net>

<net id="122"><net_src comp="34" pin="0"/><net_sink comp="86" pin=17"/></net>

<net id="126"><net_src comp="68" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="127" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="131" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="74" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="154"><net_src comp="141" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="137" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="161"><net_src comp="155" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="165"><net_src comp="137" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="170"><net_src comp="151" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="175"><net_src comp="80" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="86" pin=3"/></net>

<net id="180"><net_src comp="155" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="86" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_st | {4 5 }
	Port: rd_ptr | {4 5 }
 - Input state : 
	Port: vr_ifft : gmem | {4 5 }
	Port: vr_ifft : in_r | {4 }
	Port: vr_ifft : ctrl1_regp | {4 5 }
	Port: vr_ifft : ctrl2_regp | {1 }
	Port: vr_ifft : layer1_regp | {1 }
	Port: vr_ifft : actp_regp | {4 5 }
	Port: vr_ifft : rd_ptr | {4 5 }
	Port: vr_ifft : w | {4 5 }
	Port: vr_ifft : w_10 | {4 5 }
	Port: vr_ifft : w_6 | {4 5 }
	Port: vr_ifft : w_11 | {4 5 }
	Port: vr_ifft : w_7 | {4 5 }
	Port: vr_ifft : w_12 | {4 5 }
	Port: vr_ifft : w_8 | {4 5 }
	Port: vr_ifft : w_13 | {4 5 }
	Port: vr_ifft : w_9 | {4 5 }
	Port: vr_ifft : w_14 | {4 5 }
  - Chain level:
	State 1
		ctrl2_regp_load_cast_cast : 1
		conv3_i : 2
		conv3_i_i8 : 3
		tmp_cast : 1
		mul_ln208 : 4
	State 2
	State 3
	State 4
		call_ln208 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_parent_loop_proc_fu_86 |   128   |   223   | 144.178 |  26302  |  21472  |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|    mul   |            conv3_i_fu_131           |    0    |    0    |    0    |    0    |    40   |
|          |              grp_fu_155             |    0    |    1    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |      ctrl2_regp_read_read_fu_68     |    0    |    0    |    0    |    0    |    0    |
|   read   |     layer1_regp_read_read_fu_74     |    0    |    0    |    0    |    0    |    0    |
|          |          in_read_read_fu_80         |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |             empty_fu_123            |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |   ctrl2_regp_load_cast_cast_fu_127  |    0    |    0    |    0    |    0    |    0    |
|   zext   |          conv3_i_i8_fu_137          |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_cast_fu_151           |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|partselect|              tmp_fu_141             |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                     |   128   |   224   | 144.178 |  26302  |  21512  |
|----------|-------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|conv3_i_i8_reg_162|   32   |
|  in_read_reg_172 |   64   |
| mul_ln208_reg_177|   32   |
| tmp_cast_reg_167 |   32   |
+------------------+--------+
|       Total      |   160  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------|------|------|------|--------||---------||---------|
| grp_dataflow_parent_loop_proc_fu_86 |  p1  |   2  |  32  |   64   ||    9    |
| grp_dataflow_parent_loop_proc_fu_86 |  p3  |   2  |  64  |   128  ||    9    |
|              grp_fu_155             |  p0  |   2  |  16  |   32   ||    9    |
|              grp_fu_155             |  p1  |   2  |  16  |   32   ||    9    |
|-------------------------------------|------|------|------|--------||---------||---------|
|                Total                |      |      |      |   256  ||  1.956  ||    36   |
|-------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   128  |   224  |   144  |  26302 |  21512 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |    -   |   160  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   128  |   224  |   146  |  26462 |  21548 |
+-----------+--------+--------+--------+--------+--------+
