{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558623120087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558623120096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 22:51:59 2019 " "Processing started: Thu May 23 22:51:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558623120096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1558623120096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off rom_ip -c rom_ip " "Command: quartus_eda --read_settings_files=off --write_settings_files=off rom_ip -c rom_ip" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1558623120096 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1558623120807 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rom_ip_8_1200mv_85c_slow.vo H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/simulation/modelsim/ simulation " "Generated file rom_ip_8_1200mv_85c_slow.vo in folder \"H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558623122192 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rom_ip_8_1200mv_0c_slow.vo H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/simulation/modelsim/ simulation " "Generated file rom_ip_8_1200mv_0c_slow.vo in folder \"H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558623122331 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rom_ip_min_1200mv_0c_fast.vo H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/simulation/modelsim/ simulation " "Generated file rom_ip_min_1200mv_0c_fast.vo in folder \"H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558623122471 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rom_ip.vo H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/simulation/modelsim/ simulation " "Generated file rom_ip.vo in folder \"H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558623122639 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rom_ip_8_1200mv_85c_v_slow.sdo H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/simulation/modelsim/ simulation " "Generated file rom_ip_8_1200mv_85c_v_slow.sdo in folder \"H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558623122863 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rom_ip_8_1200mv_0c_v_slow.sdo H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/simulation/modelsim/ simulation " "Generated file rom_ip_8_1200mv_0c_v_slow.sdo in folder \"H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558623122985 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rom_ip_min_1200mv_0c_v_fast.sdo H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/simulation/modelsim/ simulation " "Generated file rom_ip_min_1200mv_0c_v_fast.sdo in folder \"H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558623123112 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rom_ip_v.sdo H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/simulation/modelsim/ simulation " "Generated file rom_ip_v.sdo in folder \"H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/rom_ip/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558623123234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "523 " "Peak virtual memory: 523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558623124699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 22:52:04 2019 " "Processing ended: Thu May 23 22:52:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558623124699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558623124699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558623124699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1558623124699 ""}
