# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/pci/mediatek,mt7621-pci.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: MediaTek MT7621 PCIe controller

maintainers:
  - Sergio Paracuellos <sergio.paracuellos@gmail.com>

description: |+
  MediaTek MT7621 PCIe subsys supports single Root complex (RC)
  with 3 Root Ports. Each Root Ports supports a Gen1 1-lane Link

allOf:
  - $ref: /schemas/pci/pci-bus.yaml#

properties:
  compatible:
    const: mediatek,mt7621-pci

  reg:
    items:
      - description: host-pci bridge registers
      - description: pcie port 0 RC control registers
      - description: pcie port 1 RC control registers
      - description: pcie port 2 RC control registers

  ranges:
    maxItems: 2

  interrupts:
    maxItems: 3

  resets:
    items:
      - description: pcie port 0 reset.
      - description: pcie port 1 reset.
      - description: pcie port 2 reset.

  reset-names:
    items:
      - const: pcie0
      - const: pcie1
      - const: pcie2

  clocks:
    items:
      - description: pcie port 0 clock.
      - description: pcie port 1 clock.
      - description: pcie port 2 clock.

  clock-names:
    items:
      - const: pcie0
      - const: pcie1
      - const: pcie2

  phys:
    items:
      - description: Dual-ported phy for pcie port 0 and 1.
      - description: Phy for pcie port 2.

  phy-names:
    items:
      - const: pcie-phy0
      - const: pcie-phy2

required:
  - compatible
  - reg
  - ranges
  - interrupts
  - resets
  - reset-names
  - clocks
  - clock-names
  - phys
  - phy-names
  - reset-gpios

unevaluatedProperties: false

examples:
  - |
    #include <dt-bindings/gpio/gpio.h>
    #include <dt-bindings/interrupt-controller/mips-gic.h>

    pcie: pcie@1e140000 {
        compatible = "mediatek,mt7621-pci";
        reg = <0x1e140000 0x100>,
              <0x1e142000 0x100>,
              <0x1e143000 0x100>,
              <0x1e144000 0x100>;

        #address-cells = <3>;
        #size-cells = <2>;
        pinctrl-names = "default";
        pinctrl-0 = <&pcie_pins>;
        device_type = "pci";
        bus-range = <0 255>;
        ranges = <0x02000000 0 0x00000000 0x60000000 0 0x10000000>,  /* pci memory */
                 <0x01000000 0 0x00000000 0x1e160000 0 0x00010000>;  /* io space */
        interrupt-parent = <&gic>;
        interrupts = <GIC_SHARED 4 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SHARED 24 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SHARED 25 IRQ_TYPE_LEVEL_HIGH>;
        resets = <&rstctrl 24>, <&rstctrl 25>, <&rstctrl 26>;
        reset-names = "pcie0", "pcie1", "pcie2";
        clocks = <&clkctrl 24>, <&clkctrl 25>, <&clkctrl 26>;
        clock-names = "pcie0", "pcie1", "pcie2";
        phys = <&pcie0_phy 1>, <&pcie2_phy 0>;
        phy-names = "pcie-phy0", "pcie-phy2";
        reset-gpios = <&gpio 19 GPIO_ACTIVE_LOW>;

        pcie@0,0 {
            reg = <0x0000 0 0 0 0>;
            #address-cells = <3>;
            #size-cells = <2>;
            device_type = "pci";
            ranges;
            bus-range = <0x00 0xff>;
        };

        pcie@1,0 {
            reg = <0x0800 0 0 0 0>;
            #address-cells = <3>;
            #size-cells = <2>;
            device_type = "pci";
            ranges;
            bus-range = <0x00 0xff>;
        };

        pcie@2,0 {
            reg = <0x1000 0 0 0 0>;
            #address-cells = <3>;
            #size-cells = <2>;
            device_type = "pci";
            ranges;
            bus-range = <0x00 0xff>;
        };
    };
...
