Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr 13 01:47:59 2025
| Host         : LAPTOP-PPVP59G3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Receiver_RxD_timing_summary_routed.rpt -pb Receiver_RxD_timing_summary_routed.pb -rpx Receiver_RxD_timing_summary_routed.rpx -warn_on_violation
| Design       : Receiver_RxD
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.297        0.000                      0                   80        0.176        0.000                      0                   80        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.297        0.000                      0                   80        0.176        0.000                      0                   80        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.828ns (19.658%)  route 3.384ns (80.342%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    clk_fpga_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  counter_reg[5]/Q
                         net (fo=2, routed)           1.048     6.652    counter_reg[5]
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.776 r  sample_counter[1]_i_5/O
                         net (fo=1, routed)           0.403     7.179    sample_counter[1]_i_5_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.303 r  sample_counter[1]_i_2/O
                         net (fo=7, routed)           1.139     8.442    sample_counter[1]_i_2_n_0
    SLICE_X3Y15          LUT2 (Prop_lut2_I0_O)        0.124     8.566 r  counter[0]_i_1/O
                         net (fo=14, routed)          0.795     9.360    counter[0]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.507    14.848    clk_fpga_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X4Y18          FDRE (Setup_fdre_C_R)       -0.429    14.657    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.297    

Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.828ns (19.658%)  route 3.384ns (80.342%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    clk_fpga_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  counter_reg[5]/Q
                         net (fo=2, routed)           1.048     6.652    counter_reg[5]
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.776 r  sample_counter[1]_i_5/O
                         net (fo=1, routed)           0.403     7.179    sample_counter[1]_i_5_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.303 r  sample_counter[1]_i_2/O
                         net (fo=7, routed)           1.139     8.442    sample_counter[1]_i_2_n_0
    SLICE_X3Y15          LUT2 (Prop_lut2_I0_O)        0.124     8.566 r  counter[0]_i_1/O
                         net (fo=14, routed)          0.795     9.360    counter[0]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.507    14.848    clk_fpga_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X4Y18          FDRE (Setup_fdre_C_R)       -0.429    14.657    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.297    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 0.828ns (19.934%)  route 3.326ns (80.066%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    clk_fpga_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  counter_reg[5]/Q
                         net (fo=2, routed)           1.048     6.652    counter_reg[5]
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.776 r  sample_counter[1]_i_5/O
                         net (fo=1, routed)           0.403     7.179    sample_counter[1]_i_5_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.303 r  sample_counter[1]_i_2/O
                         net (fo=7, routed)           1.139     8.442    sample_counter[1]_i_2_n_0
    SLICE_X3Y15          LUT2 (Prop_lut2_I0_O)        0.124     8.566 r  counter[0]_i_1/O
                         net (fo=14, routed)          0.736     9.302    counter[0]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.511    14.852    clk_fpga_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X4Y15          FDRE (Setup_fdre_C_R)       -0.429    14.661    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 0.828ns (19.934%)  route 3.326ns (80.066%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    clk_fpga_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  counter_reg[5]/Q
                         net (fo=2, routed)           1.048     6.652    counter_reg[5]
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.776 r  sample_counter[1]_i_5/O
                         net (fo=1, routed)           0.403     7.179    sample_counter[1]_i_5_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.303 r  sample_counter[1]_i_2/O
                         net (fo=7, routed)           1.139     8.442    sample_counter[1]_i_2_n_0
    SLICE_X3Y15          LUT2 (Prop_lut2_I0_O)        0.124     8.566 r  counter[0]_i_1/O
                         net (fo=14, routed)          0.736     9.302    counter[0]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.511    14.852    clk_fpga_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X4Y15          FDRE (Setup_fdre_C_R)       -0.429    14.661    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 0.828ns (19.934%)  route 3.326ns (80.066%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    clk_fpga_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  counter_reg[5]/Q
                         net (fo=2, routed)           1.048     6.652    counter_reg[5]
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.776 r  sample_counter[1]_i_5/O
                         net (fo=1, routed)           0.403     7.179    sample_counter[1]_i_5_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.303 r  sample_counter[1]_i_2/O
                         net (fo=7, routed)           1.139     8.442    sample_counter[1]_i_2_n_0
    SLICE_X3Y15          LUT2 (Prop_lut2_I0_O)        0.124     8.566 r  counter[0]_i_1/O
                         net (fo=14, routed)          0.736     9.302    counter[0]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.511    14.852    clk_fpga_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X4Y15          FDRE (Setup_fdre_C_R)       -0.429    14.661    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 0.828ns (19.934%)  route 3.326ns (80.066%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    clk_fpga_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  counter_reg[5]/Q
                         net (fo=2, routed)           1.048     6.652    counter_reg[5]
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.776 r  sample_counter[1]_i_5/O
                         net (fo=1, routed)           0.403     7.179    sample_counter[1]_i_5_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.303 r  sample_counter[1]_i_2/O
                         net (fo=7, routed)           1.139     8.442    sample_counter[1]_i_2_n_0
    SLICE_X3Y15          LUT2 (Prop_lut2_I0_O)        0.124     8.566 r  counter[0]_i_1/O
                         net (fo=14, routed)          0.736     9.302    counter[0]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.511    14.852    clk_fpga_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X4Y15          FDRE (Setup_fdre_C_R)       -0.429    14.661    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.828ns (20.326%)  route 3.246ns (79.674%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    clk_fpga_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  counter_reg[5]/Q
                         net (fo=2, routed)           1.048     6.652    counter_reg[5]
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.776 r  sample_counter[1]_i_5/O
                         net (fo=1, routed)           0.403     7.179    sample_counter[1]_i_5_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.303 r  sample_counter[1]_i_2/O
                         net (fo=7, routed)           1.139     8.442    sample_counter[1]_i_2_n_0
    SLICE_X3Y15          LUT2 (Prop_lut2_I0_O)        0.124     8.566 r  counter[0]_i_1/O
                         net (fo=14, routed)          0.656     9.222    counter[0]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.509    14.850    clk_fpga_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.429    14.659    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.828ns (20.326%)  route 3.246ns (79.674%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    clk_fpga_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  counter_reg[5]/Q
                         net (fo=2, routed)           1.048     6.652    counter_reg[5]
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.776 r  sample_counter[1]_i_5/O
                         net (fo=1, routed)           0.403     7.179    sample_counter[1]_i_5_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.303 r  sample_counter[1]_i_2/O
                         net (fo=7, routed)           1.139     8.442    sample_counter[1]_i_2_n_0
    SLICE_X3Y15          LUT2 (Prop_lut2_I0_O)        0.124     8.566 r  counter[0]_i_1/O
                         net (fo=14, routed)          0.656     9.222    counter[0]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.509    14.850    clk_fpga_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.429    14.659    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.828ns (20.326%)  route 3.246ns (79.674%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    clk_fpga_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  counter_reg[5]/Q
                         net (fo=2, routed)           1.048     6.652    counter_reg[5]
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.776 r  sample_counter[1]_i_5/O
                         net (fo=1, routed)           0.403     7.179    sample_counter[1]_i_5_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.303 r  sample_counter[1]_i_2/O
                         net (fo=7, routed)           1.139     8.442    sample_counter[1]_i_2_n_0
    SLICE_X3Y15          LUT2 (Prop_lut2_I0_O)        0.124     8.566 r  counter[0]_i_1/O
                         net (fo=14, routed)          0.656     9.222    counter[0]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.509    14.850    clk_fpga_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  counter_reg[8]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.429    14.659    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.828ns (20.326%)  route 3.246ns (79.674%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.627     5.148    clk_fpga_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  counter_reg[5]/Q
                         net (fo=2, routed)           1.048     6.652    counter_reg[5]
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.776 r  sample_counter[1]_i_5/O
                         net (fo=1, routed)           0.403     7.179    sample_counter[1]_i_5_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.303 r  sample_counter[1]_i_2/O
                         net (fo=7, routed)           1.139     8.442    sample_counter[1]_i_2_n_0
    SLICE_X3Y15          LUT2 (Prop_lut2_I0_O)        0.124     8.566 r  counter[0]_i_1/O
                         net (fo=14, routed)          0.656     9.222    counter[0]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.509    14.850    clk_fpga_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.429    14.659    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  5.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 rxshift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxshift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.688%)  route 0.127ns (47.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    clk_fpga_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  rxshift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  rxshift_reg_reg[3]/Q
                         net (fo=2, routed)           0.127     1.740    RxData_OBUF[2]
    SLICE_X2Y15          FDRE                                         r  rxshift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.860     1.987    clk_fpga_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  rxshift_reg_reg[2]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.076     1.564    rxshift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rxshift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxshift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    clk_fpga_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  rxshift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  rxshift_reg_reg[4]/Q
                         net (fo=2, routed)           0.116     1.729    RxData_OBUF[3]
    SLICE_X3Y17          FDRE                                         r  rxshift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    clk_fpga_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  rxshift_reg_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.066     1.538    rxshift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rxshift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxshift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.976%)  route 0.119ns (42.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    clk_fpga_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  rxshift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  rxshift_reg_reg[5]/Q
                         net (fo=2, routed)           0.119     1.755    RxData_OBUF[4]
    SLICE_X3Y17          FDRE                                         r  rxshift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    clk_fpga_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  rxshift_reg_reg[4]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.072     1.557    rxshift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 inc_samplecounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.591     1.474    clk_fpga_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  inc_samplecounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  inc_samplecounter_reg/Q
                         net (fo=2, routed)           0.068     1.670    inc_samplecounter_reg_n_0
    SLICE_X3Y15          LUT5 (Prop_lut5_I2_O)        0.099     1.769 r  sample_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.769    sample_counter[0]_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  sample_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.860     1.987    clk_fpga_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  sample_counter_reg[0]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.092     1.566    sample_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rxshift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxshift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.330%)  route 0.127ns (43.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.591     1.474    clk_fpga_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  rxshift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  rxshift_reg_reg[7]/Q
                         net (fo=2, routed)           0.127     1.765    RxData_OBUF[6]
    SLICE_X2Y17          FDRE                                         r  rxshift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    clk_fpga_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  rxshift_reg_reg[6]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.063     1.549    rxshift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 rxshift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxshift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    clk_fpga_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  rxshift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  rxshift_reg_reg[6]/Q
                         net (fo=2, routed)           0.112     1.748    RxData_OBUF[5]
    SLICE_X2Y17          FDRE                                         r  rxshift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    clk_fpga_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  rxshift_reg_reg[5]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.052     1.524    rxshift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 rxshift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxshift_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    clk_fpga_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  rxshift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  rxshift_reg_reg[4]/Q
                         net (fo=2, routed)           0.176     1.790    RxData_OBUF[3]
    SLICE_X3Y17          FDRE                                         r  rxshift_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    clk_fpga_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  rxshift_reg_reg[3]_lopt_replica/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.070     1.542    rxshift_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 sample_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inc_bitcounter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.511%)  route 0.168ns (47.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.591     1.474    clk_fpga_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  sample_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sample_counter_reg[1]/Q
                         net (fo=6, routed)           0.168     1.783    sample_counter_reg_n_0_[1]
    SLICE_X3Y16          LUT3 (Prop_lut3_I0_O)        0.045     1.828 r  inc_bitcounter_i_1/O
                         net (fo=1, routed)           0.000     1.828    inc_bitcounter_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  inc_bitcounter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     1.986    clk_fpga_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  inc_bitcounter_reg/C
                         clock pessimism             -0.499     1.487    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.092     1.579    inc_bitcounter_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.473    clk_fpga_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  bit_counter_reg[0]/Q
                         net (fo=5, routed)           0.175     1.812    bit_counter_reg[0]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.043     1.855 r  bit_counter[3]_i_3/O
                         net (fo=1, routed)           0.000     1.855    p_0_in[3]
    SLICE_X2Y16          FDRE                                         r  bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     1.986    clk_fpga_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  bit_counter_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.131     1.604    bit_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 rxshift_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxshift_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.059%)  route 0.116ns (43.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.591     1.474    clk_fpga_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  rxshift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.148     1.622 r  rxshift_reg_reg[8]/Q
                         net (fo=2, routed)           0.116     1.738    RxData_OBUF[7]
    SLICE_X2Y15          FDRE                                         r  rxshift_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.860     1.987    clk_fpga_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  rxshift_reg_reg[7]_lopt_replica/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.006     1.480    rxshift_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_fpga_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16    bit_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16    bit_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16    bit_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16    bit_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y16    clear_bitcounter_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    clear_samplecounter_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y15    counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y17    counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y17    counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    bit_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    bit_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    bit_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    bit_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    clear_bitcounter_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    clear_samplecounter_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    bit_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    bit_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    bit_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    bit_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    bit_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    bit_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    bit_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    bit_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    clear_bitcounter_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    clear_bitcounter_reg/C



