

================================================================
== Vivado HLS Report for 'int_div5'
================================================================
* Date:           Mon Jul 23 16:31:35 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.846|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|    5|    5|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |                          |                |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module     | min | max | min | max |   Type  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div5_chunk_fu_70  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_77  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_r) nounwind"   --->   Operation 7 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_s = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 30, i32 31)" [int_div5.cpp:957]   --->   Operation 8 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%d_chunk_V = zext i2 %p_Result_s to i3" [int_div5.cpp:957]   --->   Operation 9 'zext' 'd_chunk_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.42ns)   --->   "%call_ret = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V, i3 0) nounwind" [int_div5.cpp:958]   --->   Operation 10 'call' 'call_ret' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i3, i3 } %call_ret, 1" [int_div5.cpp:958]   --->   Operation 11 'extractvalue' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_s_4 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 27, i32 29)" [int_div5.cpp:963]   --->   Operation 12 'partselect' 'p_Result_s_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_14_1 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 24, i32 26)" [int_div5.cpp:963]   --->   Operation 13 'partselect' 'p_Result_14_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_14_2 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 21, i32 23)" [int_div5.cpp:963]   --->   Operation 14 'partselect' 'p_Result_14_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_14_3 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 18, i32 20)" [int_div5.cpp:963]   --->   Operation 15 'partselect' 'p_Result_14_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_14_4 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 15, i32 17)" [int_div5.cpp:963]   --->   Operation 16 'partselect' 'p_Result_14_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_14_5 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 12, i32 14)" [int_div5.cpp:963]   --->   Operation 17 'partselect' 'p_Result_14_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_14_6 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 9, i32 11)" [int_div5.cpp:963]   --->   Operation 18 'partselect' 'p_Result_14_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_14_7 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 6, i32 8)" [int_div5.cpp:963]   --->   Operation 19 'partselect' 'p_Result_14_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_14_8 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 3, i32 5)" [int_div5.cpp:963]   --->   Operation 20 'partselect' 'p_Result_14_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %in_read to i3" [int_div5.cpp:963]   --->   Operation 21 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.84>
ST_2 : Operation 22 [1/1] (3.42ns)   --->   "%call_ret1 = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_s_4, i3 %r_V) nounwind" [int_div5.cpp:964]   --->   Operation 22 'call' 'call_ret1' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%q_chunk_V_ret7 = extractvalue { i3, i3 } %call_ret1, 0" [int_div5.cpp:964]   --->   Operation 23 'extractvalue' 'q_chunk_V_ret7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%r_V_ret8 = extractvalue { i3, i3 } %call_ret1, 1" [int_div5.cpp:964]   --->   Operation 24 'extractvalue' 'r_V_ret8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.42ns)   --->   "%call_ret12_1 = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_14_1, i3 %r_V_ret8) nounwind" [int_div5.cpp:964]   --->   Operation 25 'call' 'call_ret12_1' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%q_chunk_V_ret7_1 = extractvalue { i3, i3 } %call_ret12_1, 0" [int_div5.cpp:964]   --->   Operation 26 'extractvalue' 'q_chunk_V_ret7_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%r_V_ret8_1 = extractvalue { i3, i3 } %call_ret12_1, 1" [int_div5.cpp:964]   --->   Operation 27 'extractvalue' 'r_V_ret8_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.84>
ST_3 : Operation 28 [1/1] (3.42ns)   --->   "%call_ret12_2 = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_14_2, i3 %r_V_ret8_1) nounwind" [int_div5.cpp:964]   --->   Operation 28 'call' 'call_ret12_2' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%q_chunk_V_ret7_2 = extractvalue { i3, i3 } %call_ret12_2, 0" [int_div5.cpp:964]   --->   Operation 29 'extractvalue' 'q_chunk_V_ret7_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%r_V_ret8_2 = extractvalue { i3, i3 } %call_ret12_2, 1" [int_div5.cpp:964]   --->   Operation 30 'extractvalue' 'r_V_ret8_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (3.42ns)   --->   "%call_ret12_3 = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_14_3, i3 %r_V_ret8_2) nounwind" [int_div5.cpp:964]   --->   Operation 31 'call' 'call_ret12_3' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%q_chunk_V_ret7_3 = extractvalue { i3, i3 } %call_ret12_3, 0" [int_div5.cpp:964]   --->   Operation 32 'extractvalue' 'q_chunk_V_ret7_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%r_V_ret8_3 = extractvalue { i3, i3 } %call_ret12_3, 1" [int_div5.cpp:964]   --->   Operation 33 'extractvalue' 'r_V_ret8_3' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.84>
ST_4 : Operation 34 [1/1] (3.42ns)   --->   "%call_ret12_4 = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_14_4, i3 %r_V_ret8_3) nounwind" [int_div5.cpp:964]   --->   Operation 34 'call' 'call_ret12_4' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%q_chunk_V_ret7_4 = extractvalue { i3, i3 } %call_ret12_4, 0" [int_div5.cpp:964]   --->   Operation 35 'extractvalue' 'q_chunk_V_ret7_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%r_V_ret8_4 = extractvalue { i3, i3 } %call_ret12_4, 1" [int_div5.cpp:964]   --->   Operation 36 'extractvalue' 'r_V_ret8_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (3.42ns)   --->   "%call_ret12_5 = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_14_5, i3 %r_V_ret8_4) nounwind" [int_div5.cpp:964]   --->   Operation 37 'call' 'call_ret12_5' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%q_chunk_V_ret7_5 = extractvalue { i3, i3 } %call_ret12_5, 0" [int_div5.cpp:964]   --->   Operation 38 'extractvalue' 'q_chunk_V_ret7_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%r_V_ret8_5 = extractvalue { i3, i3 } %call_ret12_5, 1" [int_div5.cpp:964]   --->   Operation 39 'extractvalue' 'r_V_ret8_5' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.84>
ST_5 : Operation 40 [1/1] (3.42ns)   --->   "%call_ret12_6 = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_14_6, i3 %r_V_ret8_5) nounwind" [int_div5.cpp:964]   --->   Operation 40 'call' 'call_ret12_6' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%q_chunk_V_ret7_6 = extractvalue { i3, i3 } %call_ret12_6, 0" [int_div5.cpp:964]   --->   Operation 41 'extractvalue' 'q_chunk_V_ret7_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%r_V_ret8_6 = extractvalue { i3, i3 } %call_ret12_6, 1" [int_div5.cpp:964]   --->   Operation 42 'extractvalue' 'r_V_ret8_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (3.42ns)   --->   "%call_ret12_7 = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_14_7, i3 %r_V_ret8_6) nounwind" [int_div5.cpp:964]   --->   Operation 43 'call' 'call_ret12_7' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%q_chunk_V_ret7_7 = extractvalue { i3, i3 } %call_ret12_7, 0" [int_div5.cpp:964]   --->   Operation 44 'extractvalue' 'q_chunk_V_ret7_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%r_V_ret8_7 = extractvalue { i3, i3 } %call_ret12_7, 1" [int_div5.cpp:964]   --->   Operation 45 'extractvalue' 'r_V_ret8_7' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.84>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in_r) nounwind, !map !81"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !87"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @int_div5_str) nounwind"   --->   Operation 48 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (3.42ns)   --->   "%call_ret12_8 = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_14_8, i3 %r_V_ret8_7) nounwind" [int_div5.cpp:964]   --->   Operation 49 'call' 'call_ret12_8' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%q_chunk_V_ret7_8 = extractvalue { i3, i3 } %call_ret12_8, 0" [int_div5.cpp:964]   --->   Operation 50 'extractvalue' 'q_chunk_V_ret7_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%r_V_ret8_8 = extractvalue { i3, i3 } %call_ret12_8, 1" [int_div5.cpp:964]   --->   Operation 51 'extractvalue' 'r_V_ret8_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (3.42ns)   --->   "%call_ret12_9 = call fastcc { i3, i3 } @lut_div5_chunk(i3 %tmp, i3 %r_V_ret8_8) nounwind" [int_div5.cpp:964]   --->   Operation 52 'call' 'call_ret12_9' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%q_chunk_V_ret7_9 = extractvalue { i3, i3 } %call_ret12_9, 0" [int_div5.cpp:964]   --->   Operation 53 'extractvalue' 'q_chunk_V_ret7_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_15_9 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3(i2 undef, i3 %q_chunk_V_ret7, i3 %q_chunk_V_ret7_1, i3 %q_chunk_V_ret7_2, i3 %q_chunk_V_ret7_3, i3 %q_chunk_V_ret7_4, i3 %q_chunk_V_ret7_5, i3 %q_chunk_V_ret7_6, i3 %q_chunk_V_ret7_7, i3 %q_chunk_V_ret7_8, i3 %q_chunk_V_ret7_9)" [int_div5.cpp:965]   --->   Operation 54 'bitconcatenate' 'p_Result_15_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "ret i32 %p_Result_15_9" [int_div5.cpp:968]   --->   Operation 55 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read          (read          ) [ 0000000]
p_Result_s       (partselect    ) [ 0000000]
d_chunk_V        (zext          ) [ 0000000]
call_ret         (call          ) [ 0000000]
r_V              (extractvalue  ) [ 0010000]
p_Result_s_4     (partselect    ) [ 0010000]
p_Result_14_1    (partselect    ) [ 0010000]
p_Result_14_2    (partselect    ) [ 0011000]
p_Result_14_3    (partselect    ) [ 0011000]
p_Result_14_4    (partselect    ) [ 0011100]
p_Result_14_5    (partselect    ) [ 0011100]
p_Result_14_6    (partselect    ) [ 0011110]
p_Result_14_7    (partselect    ) [ 0011110]
p_Result_14_8    (partselect    ) [ 0011111]
tmp              (trunc         ) [ 0011111]
call_ret1        (call          ) [ 0000000]
q_chunk_V_ret7   (extractvalue  ) [ 0001111]
r_V_ret8         (extractvalue  ) [ 0000000]
call_ret12_1     (call          ) [ 0000000]
q_chunk_V_ret7_1 (extractvalue  ) [ 0001111]
r_V_ret8_1       (extractvalue  ) [ 0001000]
call_ret12_2     (call          ) [ 0000000]
q_chunk_V_ret7_2 (extractvalue  ) [ 0000111]
r_V_ret8_2       (extractvalue  ) [ 0000000]
call_ret12_3     (call          ) [ 0000000]
q_chunk_V_ret7_3 (extractvalue  ) [ 0000111]
r_V_ret8_3       (extractvalue  ) [ 0000100]
call_ret12_4     (call          ) [ 0000000]
q_chunk_V_ret7_4 (extractvalue  ) [ 0000011]
r_V_ret8_4       (extractvalue  ) [ 0000000]
call_ret12_5     (call          ) [ 0000000]
q_chunk_V_ret7_5 (extractvalue  ) [ 0000011]
r_V_ret8_5       (extractvalue  ) [ 0000010]
call_ret12_6     (call          ) [ 0000000]
q_chunk_V_ret7_6 (extractvalue  ) [ 0000001]
r_V_ret8_6       (extractvalue  ) [ 0000000]
call_ret12_7     (call          ) [ 0000000]
q_chunk_V_ret7_7 (extractvalue  ) [ 0000001]
r_V_ret8_7       (extractvalue  ) [ 0000001]
StgValue_46      (specbitsmap   ) [ 0000000]
StgValue_47      (specbitsmap   ) [ 0000000]
StgValue_48      (spectopmodule ) [ 0000000]
call_ret12_8     (call          ) [ 0000000]
q_chunk_V_ret7_8 (extractvalue  ) [ 0000000]
r_V_ret8_8       (extractvalue  ) [ 0000000]
call_ret12_9     (call          ) [ 0000000]
q_chunk_V_ret7_9 (extractvalue  ) [ 0000000]
p_Result_15_9    (bitconcatenate) [ 0000000]
StgValue_55      (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div5_chunk"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_div5_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i2.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="in_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_lut_div5_chunk_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="6" slack="0"/>
<pin id="72" dir="0" index="1" bw="3" slack="0"/>
<pin id="73" dir="0" index="2" bw="3" slack="0"/>
<pin id="74" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 call_ret1/2 call_ret12_2/3 call_ret12_4/4 call_ret12_6/5 call_ret12_8/6 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_lut_div5_chunk_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="6" slack="0"/>
<pin id="79" dir="0" index="1" bw="3" slack="1"/>
<pin id="80" dir="0" index="2" bw="3" slack="0"/>
<pin id="81" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret12_1/2 call_ret12_3/3 call_ret12_5/4 call_ret12_7/5 call_ret12_9/6 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="6" slack="0"/>
<pin id="85" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V/1 r_V_ret8/2 r_V_ret8_2/3 r_V_ret8_4/4 r_V_ret8_6/5 r_V_ret8_8/6 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="0"/>
<pin id="90" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret7/2 q_chunk_V_ret7_2/3 q_chunk_V_ret7_4/4 q_chunk_V_ret7_6/5 q_chunk_V_ret7_8/6 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret7_1/2 q_chunk_V_ret7_3/3 q_chunk_V_ret7_5/4 q_chunk_V_ret7_7/5 q_chunk_V_ret7_9/6 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret8_1/2 r_V_ret8_3/3 r_V_ret8_5/4 r_V_ret8_7/5 "/>
</bind>
</comp>

<comp id="100" class="1005" name="reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="1"/>
<pin id="102" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_V_ret8_1 r_V_ret8_3 r_V_ret8_5 r_V_ret8_7 "/>
</bind>
</comp>

<comp id="105" class="1004" name="p_Result_s_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="0" index="2" bw="6" slack="0"/>
<pin id="109" dir="0" index="3" bw="6" slack="0"/>
<pin id="110" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="d_chunk_V_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="2" slack="0"/>
<pin id="117" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="d_chunk_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_Result_s_4_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="6" slack="0"/>
<pin id="124" dir="0" index="3" bw="6" slack="0"/>
<pin id="125" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_4/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_Result_14_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="6" slack="0"/>
<pin id="134" dir="0" index="3" bw="6" slack="0"/>
<pin id="135" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_14_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_Result_14_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="0" index="3" bw="6" slack="0"/>
<pin id="145" dir="1" index="4" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_14_2/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_Result_14_3_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="6" slack="0"/>
<pin id="154" dir="0" index="3" bw="6" slack="0"/>
<pin id="155" dir="1" index="4" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_14_3/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_Result_14_4_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="5" slack="0"/>
<pin id="164" dir="0" index="3" bw="6" slack="0"/>
<pin id="165" dir="1" index="4" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_14_4/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_Result_14_5_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="5" slack="0"/>
<pin id="174" dir="0" index="3" bw="5" slack="0"/>
<pin id="175" dir="1" index="4" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_14_5/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_Result_14_6_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="0" index="3" bw="5" slack="0"/>
<pin id="185" dir="1" index="4" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_14_6/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_Result_14_7_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="0" index="3" bw="5" slack="0"/>
<pin id="195" dir="1" index="4" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_14_7/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_Result_14_8_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="3" slack="0"/>
<pin id="204" dir="0" index="3" bw="4" slack="0"/>
<pin id="205" dir="1" index="4" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_14_8/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_Result_15_9_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="3" slack="4"/>
<pin id="218" dir="0" index="3" bw="3" slack="4"/>
<pin id="219" dir="0" index="4" bw="3" slack="3"/>
<pin id="220" dir="0" index="5" bw="3" slack="3"/>
<pin id="221" dir="0" index="6" bw="3" slack="2"/>
<pin id="222" dir="0" index="7" bw="3" slack="2"/>
<pin id="223" dir="0" index="8" bw="3" slack="1"/>
<pin id="224" dir="0" index="9" bw="3" slack="1"/>
<pin id="225" dir="0" index="10" bw="3" slack="0"/>
<pin id="226" dir="0" index="11" bw="3" slack="0"/>
<pin id="227" dir="1" index="12" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_15_9/6 "/>
</bind>
</comp>

<comp id="232" class="1005" name="r_V_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="1"/>
<pin id="234" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="237" class="1005" name="p_Result_s_4_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="1"/>
<pin id="239" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s_4 "/>
</bind>
</comp>

<comp id="242" class="1005" name="p_Result_14_1_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="1"/>
<pin id="244" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_14_1 "/>
</bind>
</comp>

<comp id="247" class="1005" name="p_Result_14_2_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="2"/>
<pin id="249" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_14_2 "/>
</bind>
</comp>

<comp id="252" class="1005" name="p_Result_14_3_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="2"/>
<pin id="254" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_14_3 "/>
</bind>
</comp>

<comp id="257" class="1005" name="p_Result_14_4_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="3"/>
<pin id="259" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_14_4 "/>
</bind>
</comp>

<comp id="262" class="1005" name="p_Result_14_5_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="3"/>
<pin id="264" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_14_5 "/>
</bind>
</comp>

<comp id="267" class="1005" name="p_Result_14_6_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="4"/>
<pin id="269" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="p_Result_14_6 "/>
</bind>
</comp>

<comp id="272" class="1005" name="p_Result_14_7_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="4"/>
<pin id="274" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="p_Result_14_7 "/>
</bind>
</comp>

<comp id="277" class="1005" name="p_Result_14_8_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="5"/>
<pin id="279" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="p_Result_14_8 "/>
</bind>
</comp>

<comp id="282" class="1005" name="tmp_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="5"/>
<pin id="284" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="287" class="1005" name="q_chunk_V_ret7_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="4"/>
<pin id="289" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret7 "/>
</bind>
</comp>

<comp id="292" class="1005" name="q_chunk_V_ret7_1_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="4"/>
<pin id="294" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret7_1 "/>
</bind>
</comp>

<comp id="297" class="1005" name="q_chunk_V_ret7_2_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="3"/>
<pin id="299" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret7_2 "/>
</bind>
</comp>

<comp id="302" class="1005" name="q_chunk_V_ret7_3_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="3"/>
<pin id="304" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret7_3 "/>
</bind>
</comp>

<comp id="307" class="1005" name="q_chunk_V_ret7_4_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="2"/>
<pin id="309" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret7_4 "/>
</bind>
</comp>

<comp id="312" class="1005" name="q_chunk_V_ret7_5_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="2"/>
<pin id="314" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret7_5 "/>
</bind>
</comp>

<comp id="317" class="1005" name="q_chunk_V_ret7_6_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="1"/>
<pin id="319" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret7_6 "/>
</bind>
</comp>

<comp id="322" class="1005" name="q_chunk_V_ret7_7_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="1"/>
<pin id="324" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret7_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="70" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="87"><net_src comp="83" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="91"><net_src comp="70" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="77" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="77" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="64" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="105" pin=3"/></net>

<net id="118"><net_src comp="105" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="64" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="64" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="64" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="64" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="64" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="64" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="38" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="64" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="40" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="42" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="64" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="44" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="46" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="206"><net_src comp="14" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="64" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="50" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="213"><net_src comp="64" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="228"><net_src comp="60" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="229"><net_src comp="62" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="230"><net_src comp="88" pin="1"/><net_sink comp="214" pin=10"/></net>

<net id="231"><net_src comp="92" pin="1"/><net_sink comp="214" pin=11"/></net>

<net id="235"><net_src comp="83" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="240"><net_src comp="120" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="245"><net_src comp="130" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="250"><net_src comp="140" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="255"><net_src comp="150" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="260"><net_src comp="160" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="265"><net_src comp="170" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="270"><net_src comp="180" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="275"><net_src comp="190" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="280"><net_src comp="200" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="285"><net_src comp="210" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="290"><net_src comp="88" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="295"><net_src comp="92" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="214" pin=3"/></net>

<net id="300"><net_src comp="88" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="214" pin=4"/></net>

<net id="305"><net_src comp="92" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="214" pin=5"/></net>

<net id="310"><net_src comp="88" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="214" pin=6"/></net>

<net id="315"><net_src comp="92" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="214" pin=7"/></net>

<net id="320"><net_src comp="88" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="214" pin=8"/></net>

<net id="325"><net_src comp="92" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="214" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: int_div5 : in_r | {1 }
  - Chain level:
	State 1
		d_chunk_V : 1
		call_ret : 2
		r_V : 3
	State 2
		q_chunk_V_ret7 : 1
		r_V_ret8 : 1
		call_ret12_1 : 2
		q_chunk_V_ret7_1 : 3
		r_V_ret8_1 : 3
	State 3
		q_chunk_V_ret7_2 : 1
		r_V_ret8_2 : 1
		call_ret12_3 : 2
		q_chunk_V_ret7_3 : 3
		r_V_ret8_3 : 3
	State 4
		q_chunk_V_ret7_4 : 1
		r_V_ret8_4 : 1
		call_ret12_5 : 2
		q_chunk_V_ret7_5 : 3
		r_V_ret8_5 : 3
	State 5
		q_chunk_V_ret7_6 : 1
		r_V_ret8_6 : 1
		call_ret12_7 : 2
		q_chunk_V_ret7_7 : 3
		r_V_ret8_7 : 3
	State 6
		q_chunk_V_ret7_8 : 1
		r_V_ret8_8 : 1
		call_ret12_9 : 2
		q_chunk_V_ret7_9 : 3
		p_Result_15_9 : 4
		StgValue_55 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   call   | grp_lut_div5_chunk_fu_70 |    0    |   1638  |
|          | grp_lut_div5_chunk_fu_77 |    0    |   1638  |
|----------|--------------------------|---------|---------|
|   read   |    in_read_read_fu_64    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |         grp_fu_83        |    0    |    0    |
|extractvalue|         grp_fu_88        |    0    |    0    |
|          |         grp_fu_92        |    0    |    0    |
|          |         grp_fu_96        |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     p_Result_s_fu_105    |    0    |    0    |
|          |    p_Result_s_4_fu_120   |    0    |    0    |
|          |   p_Result_14_1_fu_130   |    0    |    0    |
|          |   p_Result_14_2_fu_140   |    0    |    0    |
|partselect|   p_Result_14_3_fu_150   |    0    |    0    |
|          |   p_Result_14_4_fu_160   |    0    |    0    |
|          |   p_Result_14_5_fu_170   |    0    |    0    |
|          |   p_Result_14_6_fu_180   |    0    |    0    |
|          |   p_Result_14_7_fu_190   |    0    |    0    |
|          |   p_Result_14_8_fu_200   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     d_chunk_V_fu_115     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |        tmp_fu_210        |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|   p_Result_15_9_fu_214   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   3276  |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  p_Result_14_1_reg_242 |    3   |
|  p_Result_14_2_reg_247 |    3   |
|  p_Result_14_3_reg_252 |    3   |
|  p_Result_14_4_reg_257 |    3   |
|  p_Result_14_5_reg_262 |    3   |
|  p_Result_14_6_reg_267 |    3   |
|  p_Result_14_7_reg_272 |    3   |
|  p_Result_14_8_reg_277 |    3   |
|  p_Result_s_4_reg_237  |    3   |
|q_chunk_V_ret7_1_reg_292|    3   |
|q_chunk_V_ret7_2_reg_297|    3   |
|q_chunk_V_ret7_3_reg_302|    3   |
|q_chunk_V_ret7_4_reg_307|    3   |
|q_chunk_V_ret7_5_reg_312|    3   |
|q_chunk_V_ret7_6_reg_317|    3   |
|q_chunk_V_ret7_7_reg_322|    3   |
| q_chunk_V_ret7_reg_287 |    3   |
|       r_V_reg_232      |    3   |
|         reg_100        |    3   |
|       tmp_reg_282      |    3   |
+------------------------+--------+
|          Total         |   60   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
| grp_lut_div5_chunk_fu_70 |  p1  |   6  |   3  |   18   ||    33   |
| grp_lut_div5_chunk_fu_70 |  p2  |   3  |   3  |    9   ||    15   |
| grp_lut_div5_chunk_fu_77 |  p1  |   5  |   3  |   15   ||    27   |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   42   ||  3.731  ||    75   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  3276  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   75   |
|  Register |    -   |   60   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   60   |  3351  |
+-----------+--------+--------+--------+
