// Seed: 4185044125
module module_0;
  wire id_1;
  wire id_2;
  assign module_1.id_5 = 0;
  wire id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input uwire id_4,
    output supply1 id_5,
    output logic id_6,
    input tri1 id_7,
    input wor id_8,
    output wand id_9
    , id_13,
    input tri0 id_10,
    input uwire id_11
);
  always @(negedge -1 or negedge (id_2) - 1'h0) id_6 <= -1;
  wire id_14;
  module_0 modCall_1 ();
  wire  id_15;
  logic id_16;
endmodule
