---------------------Generating device model using external script:---------------------
cd scripts && ./device_model_gen.py -NR 8 -NC 8 -Arch RIKEN && cd ..
====================================================
============ Universal GRAMM (UGRAMM) ==============
======= helper script: Device Model Generator ======
====================================================

Generating device model for the following CGRA configuration: 
> Arch: RIKEN
> NR: 8
> NC: 8
Creating RIKEN architecture!!


pragma for the device model: 

 /* ------- Device model pragma ------- 
[SupportedOps] = {ALU, FADD, FSUB, FMUL, FDIV}; 
[SupportedOps] = {MemPort, INPUT, OUTPUT}; 
[SupportedOps] = {Constant, CONST}; 
*/

 
 
---------------------Executing UGRAMM and producing mapping result in ordered_dot_output.dot & unpositioned_dot_output---------------------
make && ./UGRAMM --seed 0 --verbose_level 0 --dfile scripts/riken_8_8.dot --afile Kernels/Conv_Balance/conv_nounroll_Balance.dot --config config.json --drc_verbose_level 1
make: 'UGRAMM' is up to date.
[2024-10-15 12:42:20.148] [UGRAMM] [info] Parsed JSON file {"lock-nodes":["FMUL_9::pe.w32.c4.r6.alu","FMUL_11::pe.w32.c4.r4.alu","FMUL_13::pe.w32.c2"],"skip-placement":["Constant"]} 
[2024-10-15 12:42:20.148] [UGRAMM] [info] Normalized JSON {"LOCK-NODES":["FMUL_9::PE.W32.C4.R6.ALU","FMUL_11::PE.W32.C4.R4.ALU","FMUL_13::PE.W32.C2"],"SKIP-PLACEMENT":["CONSTANT"]} 
[2024-10-15 12:42:20.148] [UGRAMM] [info] Parsed Device-Model Pragma: 
[ALU] :: ALU :: FADD :: FSUB :: FMUL :: FDIV
[CONSTANT] :: CONSTANT :: CONST
[MEMPORT] :: MEMPORT :: INPUT :: OUTPUT
[2024-10-15 12:42:20.202] [UGRAMM] [info] Checking compatibility of SupportedOps of [ALU]
[2024-10-15 12:42:20.202] [UGRAMM] [info] [PASSED] The token FADD found in ALU
[2024-10-15 12:42:20.202] [UGRAMM] [info] [PASSED] The token FMUL found in ALU
[2024-10-15 12:42:20.202] [UGRAMM] [info] Checking compatibility of SupportedOps of [CONSTANT]
[2024-10-15 12:42:20.202] [UGRAMM] [info] [PASSED] The token CONST found in CONSTANT
[2024-10-15 12:42:20.202] [UGRAMM] [info] Checking compatibility of SupportedOps of [MEMPORT]
[2024-10-15 12:42:20.202] [UGRAMM] [info] [PASSED] The token INPUT found in MEMPORT
[2024-10-15 12:42:20.202] [UGRAMM] [info] [PASSED] The token OUTPUT found in MEMPORT
[2024-10-15 12:42:20.203] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_27|float32=5.00} 
[2024-10-15 12:42:20.203] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_28|float32=13.00} 
[2024-10-15 12:42:20.203] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_29|float32=9.00} 
[2024-10-15 12:42:20.203] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_30|float32=11.00} 
[2024-10-15 12:42:20.203] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_31|float32=3.00} 
[2024-10-15 12:42:20.203] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_32|float32=15.00} 
[2024-10-15 12:42:20.203] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_33|float32=17.00} 
[2024-10-15 12:42:20.203] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_34|float32=7.00} 
[2024-10-15 12:42:20.203] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_35|float32=19.00} 
[2024-10-15 12:42:20.203] [UGRAMM] [info] [Locking] [H] name FMUL_11 :: applicationOpcode FMUL :: GNode Lock PE.W32.C4.R4.ALU
[2024-10-15 12:42:20.203] [UGRAMM] [info] [Locking] [H] name FMUL_13 :: applicationOpcode FMUL :: GNode Lock PE.W32.C2
[2024-10-15 12:42:20.203] [UGRAMM] [info] [Locking] [H] name FMUL_9 :: applicationOpcode FMUL :: GNode Lock PE.W32.C4.R6.ALU
[2024-10-15 12:42:20.203] [DRC Checks] [info] --------------------------------------------------
[2024-10-15 12:42:20.203] [DRC Checks] [info] Executing DRC Rules Check
[2024-10-15 12:42:20.203] [DRC Checks] [info] --------------------------------------------------
[2024-10-15 12:42:20.407] [DRC Checks] [info] --------------------------------------------------
[2024-10-15 12:42:20.407] [DRC Checks] [info] DRC Passed --- Continueing to UGRAMM Mapping
[2024-10-15 12:42:20.407] [DRC Checks] [info] --------------------------------------------------
[2024-10-15 12:42:20.407] [UGRAMM] [info] ***** BEGINNING OUTER WHILE LOOP ***** ITER 1
[2024-10-15 12:42:21.034] [UGRAMM] [info] TOTAL OVERUSE: 15
[2024-10-15 12:42:21.034] [UGRAMM] [info] ***** BEGINNING OUTER WHILE LOOP ***** ITER 2
[2024-10-15 12:42:22.360] [UGRAMM] [info] TOTAL OVERUSE: 0
[2024-10-15 12:42:22.360] [UGRAMM] [info] FRACTION OVERLAP: 0.0
[2024-10-15 12:42:22.360] [UGRAMM] [info] SUCCESS! :: [iterCount] :: 2 :: [frac] :: 0.0 :: [num_vertices(H)] :: 36
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for FADD_18 | (PE.W32.C6.R2.ALU)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1003 	 PE.W32.C6.R2.ALU.OUTPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 987 	 PE.W32.C6.R2.CROSSBAR_MUX_3
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 813 	 PE.W32.C5.R1.CROSSBAR_MUX_8
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 815 	 PE.W32.C5.R1.MUX_A
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 820 	 PE.W32.C5.R1.ALU.INPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for FADD_19 | (PE.W32.C4.R2.ALU)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 683 	 PE.W32.C4.R2.ALU.OUTPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 665 	 PE.W32.C4.R2.CROSSBAR_MUX_1
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 814 	 PE.W32.C5.R1.CROSSBAR_MUX_9
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 816 	 PE.W32.C5.R1.MUX_B
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 821 	 PE.W32.C5.R1.ALU.INPINB
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for FADD_20 | (PE.W32.C7.R2.ALU)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1162 	 PE.W32.C7.R2.ALU.OUTPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1148 	 PE.W32.C7.R2.CROSSBAR_MUX_4
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 994 	 PE.W32.C6.R2.CROSSBAR_MUX_9
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 996 	 PE.W32.C6.R2.MUX_B
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1002 	 PE.W32.C6.R2.ALU.INPINB
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for FADD_21 | (PE.W32.C3.R2.ALU)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 522 	 PE.W32.C3.R2.ALU.OUTPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 504 	 PE.W32.C3.R2.CROSSBAR_MUX_0
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 674 	 PE.W32.C4.R2.CROSSBAR_MUX_9
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 676 	 PE.W32.C4.R2.MUX_B
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 682 	 PE.W32.C4.R2.ALU.INPINB
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for FADD_22 | (PE.W32.C6.R4.ALU)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1042 	 PE.W32.C6.R4.ALU.OUTPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1027 	 PE.W32.C6.R4.CROSSBAR_MUX_3
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 844 	 PE.W32.C5.R3.CROSSBAR_MUX_1
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 993 	 PE.W32.C6.R2.CROSSBAR_MUX_8
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 995 	 PE.W32.C6.R2.MUX_A
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1000 	 PE.W32.C6.R2.ALU.INPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for FADD_23 | (PE.W32.C5.R3.ALU)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 862 	 PE.W32.C5.R3.ALU.OUTPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 847 	 PE.W32.C5.R3.CROSSBAR_MUX_3
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 673 	 PE.W32.C4.R2.CROSSBAR_MUX_8
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 675 	 PE.W32.C4.R2.MUX_A
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 681 	 PE.W32.C4.R2.ALU.INPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for FADD_24 | (PE.W32.C5.R4.ALU)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 883 	 PE.W32.C5.R4.ALU.OUTPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 864 	 PE.W32.C5.R4.CROSSBAR_MUX_1
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1005 	 PE.W32.C6.R3.CROSSBAR_MUX_1
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1153 	 PE.W32.C7.R2.CROSSBAR_MUX_9
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1155 	 PE.W32.C7.R2.MUX_B
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1161 	 PE.W32.C7.R2.ALU.INPINB
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for FADD_25 | (PE.W32.C5.R1.ALU)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 822 	 PE.W32.C5.R1.ALU.OUTPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 807 	 PE.W32.C5.R1.CROSSBAR_MUX_3
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 629 	 PE.W32.C4.R0.CROSSBAR_MUX_5
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 2 	 LS.W32.C0.R3.MEMPORT.INPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for FMUL_10 | (PE.W32.C6.R6.ALU)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1082 	 PE.W32.C6.R6.ALU.OUTPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1065 	 PE.W32.C6.R6.CROSSBAR_MUX_2
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1047 	 PE.W32.C6.R5.CROSSBAR_MUX_3
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 865 	 PE.W32.C5.R4.CROSSBAR_MUX_2
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 852 	 PE.W32.C5.R3.CROSSBAR_MUX_8
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 854 	 PE.W32.C5.R3.MUX_A
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 860 	 PE.W32.C5.R3.ALU.INPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for FMUL_11 | (PE.W32.C4.R4.ALU)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 722 	 PE.W32.C4.R4.ALU.OUTPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 705 	 PE.W32.C4.R4.CROSSBAR_MUX_1
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 853 	 PE.W32.C5.R3.CROSSBAR_MUX_9
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 855 	 PE.W32.C5.R3.MUX_B
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 861 	 PE.W32.C5.R3.ALU.INPINB
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for FMUL_12 | (PE.W32.C4.R1.ALU)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 663 	 PE.W32.C4.R1.ALU.OUTPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 652 	 PE.W32.C4.R1.CROSSBAR_MUX_7
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 831 	 PE.W32.C5.R2.CROSSBAR_MUX_7
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1010 	 PE.W32.C6.R3.CROSSBAR_MUX_6
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1033 	 PE.W32.C6.R4.CROSSBAR_MUX_9
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1036 	 PE.W32.C6.R4.MUX_B
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1041 	 PE.W32.C6.R4.ALU.INPINB
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for FMUL_13 | (PE.W32.C2.R1.ALU)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 343 	 PE.W32.C2.R1.ALU.OUTPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 332 	 PE.W32.C2.R1.CROSSBAR_MUX_7
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 513 	 PE.W32.C3.R2.CROSSBAR_MUX_8
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 515 	 PE.W32.C3.R2.MUX_A
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 520 	 PE.W32.C3.R2.ALU.INPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for FMUL_14 | (PE.W32.C7.R1.ALU)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1142 	 PE.W32.C7.R1.ALU.OUTPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1130 	 PE.W32.C7.R1.CROSSBAR_MUX_6
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1152 	 PE.W32.C7.R2.CROSSBAR_MUX_8
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1154 	 PE.W32.C7.R2.MUX_A
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1160 	 PE.W32.C7.R2.ALU.INPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for FMUL_15 | (PE.W32.C4.R5.ALU)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 742 	 PE.W32.C4.R5.ALU.OUTPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 725 	 PE.W32.C4.R5.CROSSBAR_MUX_1
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 873 	 PE.W32.C5.R4.CROSSBAR_MUX_8
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 875 	 PE.W32.C5.R4.MUX_A
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 881 	 PE.W32.C5.R4.ALU.INPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for FMUL_16 | (PE.W32.C2.R0.ALU)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 323 	 PE.W32.C2.R0.ALU.OUTPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 310 	 PE.W32.C2.R0.CROSSBAR_MUX_6
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 325 	 PE.W32.C2.R1.CROSSBAR_MUX_0
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 491 	 PE.W32.C3.R1.CROSSBAR_MUX_6
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 514 	 PE.W32.C3.R2.CROSSBAR_MUX_9
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 516 	 PE.W32.C3.R2.MUX_B
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 521 	 PE.W32.C3.R2.ALU.INPINB
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for FMUL_17 | (PE.W32.C7.R7.ALU)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 64 	 PE.W32.C7.R7.ALU.OUTPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 49 	 PE.W32.C7.R7.CROSSBAR_MUX_3
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1066 	 PE.W32.C6.R6.CROSSBAR_MUX_3
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 886 	 PE.W32.C5.R5.CROSSBAR_MUX_2
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 874 	 PE.W32.C5.R4.CROSSBAR_MUX_9
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 876 	 PE.W32.C5.R4.MUX_B
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 882 	 PE.W32.C5.R4.ALU.INPINB
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for FMUL_9 | (PE.W32.C4.R6.ALU)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 763 	 PE.W32.C4.R6.ALU.OUTPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 744 	 PE.W32.C4.R6.CROSSBAR_MUX_1
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 885 	 PE.W32.C5.R5.CROSSBAR_MUX_1
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1032 	 PE.W32.C6.R4.CROSSBAR_MUX_8
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1035 	 PE.W32.C6.R4.MUX_A
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1040 	 PE.W32.C6.R4.ALU.INPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for Load_0 | (LS.W32.C9.R4.MEMPORT)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 512 	 LS.W32.C9.R4.MEMPORT.OUTPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 927 	 PE.W32.C5.R7.CROSSBAR_MUX_3
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 752 	 PE.W32.C4.R6.CROSSBAR_MUX_8
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 754 	 PE.W32.C4.R6.MUX_A
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 761 	 PE.W32.C4.R6.ALU.INPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for Load_1 | (LS.W32.C9.R5.MEMPORT)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 546 	 LS.W32.C9.R5.MEMPORT.OUTPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1085 	 PE.W32.C6.R7.CROSSBAR_MUX_2
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1072 	 PE.W32.C6.R6.CROSSBAR_MUX_8
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1074 	 PE.W32.C6.R6.MUX_A
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1080 	 PE.W32.C6.R6.ALU.INPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for Load_2 | (LS.W32.C9.R3.MEMPORT)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 479 	 LS.W32.C9.R3.MEMPORT.OUTPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 765 	 PE.W32.C4.R7.CROSSBAR_MUX_1
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 907 	 PE.W32.C5.R6.CROSSBAR_MUX_3
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 726 	 PE.W32.C4.R5.CROSSBAR_MUX_2
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 713 	 PE.W32.C4.R4.CROSSBAR_MUX_8
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 715 	 PE.W32.C4.R4.MUX_A
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 720 	 PE.W32.C4.R4.ALU.INPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for Load_3 | (LS.W32.C0.R4.MEMPORT)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 246 	 LS.W32.C0.R4.MEMPORT.OUTPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 789 	 PE.W32.C5.R0.CROSSBAR_MUX_5
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 653 	 PE.W32.C4.R1.CROSSBAR_MUX_8
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 655 	 PE.W32.C4.R1.MUX_A
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 661 	 PE.W32.C4.R1.ALU.INPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for Load_4 | (LS.W32.C0.R0.MEMPORT)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 312 	 LS.W32.C0.R0.MEMPORT.OUTPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 701 	 PE.W32.C1.R0.CROSSBAR_MUX_7
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 333 	 PE.W32.C2.R1.CROSSBAR_MUX_8
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 336 	 PE.W32.C2.R1.MUX_A
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 341 	 PE.W32.C2.R1.ALU.INPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for Load_5 | (LS.W32.C0.R7.MEMPORT)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 346 	 LS.W32.C0.R7.MEMPORT.OUTPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 71 	 PE.W32.C8.R0.CROSSBAR_MUX_5
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1132 	 PE.W32.C7.R1.CROSSBAR_MUX_8
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1135 	 PE.W32.C7.R1.MUX_A
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 1140 	 PE.W32.C7.R1.ALU.INPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for Load_6 | (LS.W32.C9.R2.MEMPORT)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 446 	 LS.W32.C9.R2.MEMPORT.OUTPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 605 	 PE.W32.C3.R7.CROSSBAR_MUX_1
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 746 	 PE.W32.C4.R6.CROSSBAR_MUX_2
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 732 	 PE.W32.C4.R5.CROSSBAR_MUX_8
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 735 	 PE.W32.C4.R5.MUX_A
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 740 	 PE.W32.C4.R5.ALU.INPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for Load_7 | (LS.W32.C0.R1.MEMPORT)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 645 	 LS.W32.C0.R1.MEMPORT.OUTPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 314 	 PE.W32.C2.R0.CROSSBAR_MUX_8
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 316 	 PE.W32.C2.R0.MUX_A
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 321 	 PE.W32.C2.R0.ALU.INPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for Load_8 | (LS.W32.C9.R6.MEMPORT)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 579 	 LS.W32.C9.R6.MEMPORT.OUTPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 54 	 PE.W32.C7.R7.CROSSBAR_MUX_8
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 56 	 PE.W32.C7.R7.MUX_A
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 62 	 PE.W32.C7.R7.ALU.INPINA
[2024-10-15 12:42:22.360] [UGRAMM] [info] ** routing for Store_26 | (LS.W32.C0.R3.MEMPORT)'s output pin :: 
[2024-10-15 12:42:22.360] [UGRAMM] [info] 	 Empty vertex model (no-fanouts for the node)
[2024-10-15 12:42:22.360] [UGRAMM] [info] Writing the positioned mapping output in file 'positioned_dot_output.dot'
[2024-10-15 12:42:22.360] [UGRAMM] [info] Writing the unpositioned mapping output in file 'unpositioned_dot_output.dot'
[2024-10-15 12:42:22.362] [UGRAMM] [info] Total time taken for [DRC] :: 0.203926 Seconds
[2024-10-15 12:42:22.362] [UGRAMM] [info] Total time taken for [mapping] :: 1.954598 Seconds
[2024-10-15 12:42:22.362] [UGRAMM] [info] Total time taken for [UGRAMM]:: 2.214101 Seconds
 
 
---------------------Converting the ordered-mapped  positioned_dot_output.dot file into positioned_dot_output.png:---------------------
neato -Tpng positioned_dot_output.dot -o positioned_dot_output.png
 
 
---------------------Converting the unordered-mapped  unpositioned_dot_output.dot file into unpositioned_dot_output.png:---------------------
neato -Tpng unpositioned_dot_output.dot -o unpositioned_dot_output.png
