# Reading D:/Program Files/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
# do BasicMIPS32_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\Program Files\altera\14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\Program Files\altera\14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Pau/Documents/My Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/4.MEM/data_mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity data_mem
# -- Compiling architecture Structure of data_mem
# vcom -93 -work work {C:/Users/Pau/Documents/My Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/3.EXE/adder_branch/adder_branch_1bit_adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder_branch_1bit_adder
# -- Compiling architecture Structure of adder_branch_1bit_adder
# vcom -93 -work work {C:/Users/Pau/Documents/My Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/3.EXE/alu/alu_1bit_overflow_detection.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_1bit_overflow_detection
# -- Compiling architecture Structure of alu_1bit_overflow_detection
# vcom -93 -work work {C:/Users/Pau/Documents/My Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/3.EXE/alu/alu_1bit_alu_msb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_1bit_alu_msb
# -- Compiling architecture Structure of alu_1bit_alu_msb
# vcom -93 -work work {C:/Users/Pau/Documents/My Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/3.EXE/alu/alu_1bit_alu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_1bit_alu
# -- Compiling architecture Structure of alu_1bit_alu
# vcom -93 -work work {C:/Users/Pau/Documents/My Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/3.EXE/alu/alu_1bit_adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_1bit_adder
# -- Compiling architecture Structure of alu_1bit_adder
# vcom -93 -work work {C:/Users/Pau/Documents/My Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/3.EXE/adder_branch.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_branch
# -- Compiling architecture Structure of adder_branch
# vcom -93 -work work {C:/Users/Pau/Documents/My Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/3.EXE/alu_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_control
# -- Compiling architecture Structure of alu_control
# vcom -93 -work work {C:/Users/Pau/Documents/My Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/2.ID/control_inst_decode.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_inst_decode
# -- Compiling architecture Structure of control_inst_decode
# vcom -93 -work work {C:/Users/Pau/Documents/My Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/3.EXE/alu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture Structure of alu
# vcom -93 -work work {C:/Users/Pau/Documents/My Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/2.ID/seu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity seu
# -- Compiling architecture Structure of seu
# vcom -93 -work work {C:/Users/Pau/Documents/My Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/2.ID/regfile.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity regfile
# -- Compiling architecture Structure of regfile
# vcom -93 -work work {C:/Users/Pau/Documents/My Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/1.IF/reg_pc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg_pc
# -- Compiling architecture Structure of reg_pc
# vcom -93 -work work {C:/Users/Pau/Documents/My Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/1.IF/mux.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux
# -- Compiling architecture Structure of mux
# vcom -93 -work work {C:/Users/Pau/Documents/My Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/1.IF/inst_mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity inst_mem
# -- Compiling architecture Structure of inst_mem
# vcom -93 -work work {C:/Users/Pau/Documents/My Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/BasicMIPS32.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BasicMIPS32
# -- Compiling architecture Structure of BasicMIPS32
# vcom -93 -work work {C:/Users/Pau/Documents/My Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/IF.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity instruction_fetch
# -- Compiling architecture Structure of instruction_fetch
# vcom -93 -work work {C:/Users/Pau/Documents/My Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/ID.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity instruction_decode
# -- Compiling architecture Structure of instruction_decode
# vcom -93 -work work {C:/Users/Pau/Documents/My Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/EXE.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity execute
# -- Compiling architecture Structure of execute
# vcom -93 -work work {C:/Users/Pau/Documents/My Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/MEM.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mem
# -- Compiling architecture Structure of mem
# vcom -93 -work work {C:/Users/Pau/Documents/My Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/WB.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity write_back
# -- Compiling architecture Structure of write_back
# 
vsim work.basicmips32
# vsim work.basicmips32 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.basicmips32(structure)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_fetch(structure)
# Loading work.reg_pc(structure)
# Loading ieee.std_logic_textio(body)
# Loading work.inst_mem(structure)
# Loading work.instruction_decode(structure)
# Loading work.control_inst_decode(structure)
# Loading work.regfile(structure)
# Loading work.seu(structure)
# Loading work.execute(structure)
# Loading work.alu_control(structure)
# Loading ieee.numeric_std(body)
# Loading work.alu(structure)
# Loading work.alu_1bit_alu(structure)
# Loading work.alu_1bit_adder(structure)
# Loading work.alu_1bit_alu_msb(structure)
# Loading work.alu_1bit_overflow_detection(structure)
# Loading work.mux(structure)
# Loading work.adder_branch(structure)
# Loading work.adder_branch_1bit_adder(structure)
# Loading work.mem(structure)
# Loading work.data_mem(structure)
# Loading work.write_back(structure)
# ** Warning: (vsim-8683) Uninitialized out port /basicmips32/second_stage/MemWrite has no driver.
# 
# This port will contribute value (U) to the signal network.
# 
add wave -position insertpoint  \
sim:/basicmips32/first_stage/pc_up \
sim:/basicmips32/first_stage/instruction \
sim:/basicmips32/first_stage/clk \
sim:/basicmips32/first_stage/boot
force -freeze sim:/basicmips32/first_stage/clk 1 0, 0 {50 ps} -r 100
# ** Warning: (vsim-8780) Forcing /basicmips32/clk as root of /basicmips32/first_stage/clk specified in the force.
# 
force -freeze sim:/basicmips32/first_stage/boot 1 0 -cancel 200
# ** Warning: (vsim-8780) Forcing /basicmips32/boot as root of /basicmips32/first_stage/boot specified in the force.
# 
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /basicmips32/second_stage/register_file
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /basicmips32/second_stage/register_file
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /basicmips32/second_stage/register_file
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /basicmips32/second_stage/register_file
# ** Error: (vsim-7) Failed to open VHDL file "contingut.memoria.hexa.rom" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /basicmips32/first_stage/instruction_memory
# ** Fatal: (vsim-7) Failed to open VHDL file "contingut.memoria.hexa.rom" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /basicmips32/first_stage/instruction_memory/instruction_mem_read File: C:/Users/Pau/Documents/My Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/1.IF/inst_mem.vhd
# Fatal error in Process instruction_mem_read at C:/Users/Pau/Documents/My Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/1.IF/inst_mem.vhd line 29
# 
# HDL call sequence:
# Stopped at C:/Users/Pau/Documents/My Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/1.IF/inst_mem.vhd 29 Subprogram Load_File_DataMem
# called from  C:/Users/Pau/Documents/My Dropbox/Universitat/FIB/Master MIRI - HPC/PA/Laboratori/PA MIPS32/0.BasicMIPS/1.IF/inst_mem.vhd 44 Process instruction_mem_read
# 
