0.7
2020.1
May 27 2020
19:59:15
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_LabelSelect_Batch_0_0/sim/finn_design_LabelSelect_Batch_0_0.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/sim/finn_design.v,,finn_design_LabelSelect_Batch_0_0,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_Batch_0_0/sim/finn_design_StreamingDataWidthConverter_Batch_0_0.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/f822/StreamingFIFO_3.v,,finn_design_StreamingDataWidthConverter_Batch_0_0,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_Batch_1_0/sim/finn_design_StreamingDataWidthConverter_Batch_1_0.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/fb64/hdl/verilog/LabelSelect_Batch_0_LabelSelect_Batch.v,,finn_design_StreamingDataWidthConverter_Batch_1_0,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFCLayer_Batch_0_0/sim/finn_design_StreamingFCLayer_Batch_0_0.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/209a/hdl/memstream.v,,finn_design_StreamingFCLayer_Batch_0_0,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFCLayer_Batch_0_wstrm_0/sim/finn_design_StreamingFCLayer_Batch_0_wstrm_0.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/d2e3/hdl/verilog/StreamingDataWidthConverter_Batch_0_StreamingDataWidthCo_1.v,,finn_design_StreamingFCLayer_Batch_0_wstrm_0,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFCLayer_Batch_1_0/sim/finn_design_StreamingFCLayer_Batch_1_0.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFCLayer_Batch_1_wstrm_0/sim/finn_design_StreamingFCLayer_Batch_1_wstrm_0.v,,finn_design_StreamingFCLayer_Batch_1_0,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFCLayer_Batch_1_wstrm_0/sim/finn_design_StreamingFCLayer_Batch_1_wstrm_0.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/e81d/StreamingFIFO_4.v,,finn_design_StreamingFCLayer_Batch_1_wstrm_0,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFCLayer_Batch_2_0/sim/finn_design_StreamingFCLayer_Batch_2_0.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFCLayer_Batch_2_wstrm_0/sim/finn_design_StreamingFCLayer_Batch_2_wstrm_0.v,,finn_design_StreamingFCLayer_Batch_2_0,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFCLayer_Batch_2_wstrm_0/sim/finn_design_StreamingFCLayer_Batch_2_wstrm_0.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/4cf0/hdl/verilog/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v,,finn_design_StreamingFCLayer_Batch_2_wstrm_0,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFCLayer_Batch_3_0/sim/finn_design_StreamingFCLayer_Batch_3_0.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFCLayer_Batch_3_wstrm_0/sim/finn_design_StreamingFCLayer_Batch_3_wstrm_0.v,,finn_design_StreamingFCLayer_Batch_3_0,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFCLayer_Batch_3_wstrm_0/sim/finn_design_StreamingFCLayer_Batch_3_wstrm_0.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/d843/hdl/verilog/StreamingDataWidthConverter_Batch_1_StreamingDataWidthCo_1.v,,finn_design_StreamingFCLayer_Batch_3_wstrm_0,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFIFO_0_0/sim/finn_design_StreamingFIFO_0_0.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/4b30/hdl/verilog/regslice_core.v,,finn_design_StreamingFIFO_0_0,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFIFO_1_0/sim/finn_design_StreamingFIFO_1_0.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ed7d/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v,,finn_design_StreamingFIFO_1_0,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFIFO_3_0/sim/finn_design_StreamingFIFO_3_0.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb.v,,finn_design_StreamingFIFO_3_0,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFIFO_4_0/sim/finn_design_StreamingFIFO_4_0.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb.v,,finn_design_StreamingFIFO_4_0,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_Thresholding_Batch_0_0/sim/finn_design_Thresholding_Batch_0_0.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/11b0/StreamingFIFO_1.v,,finn_design_Thresholding_Batch_0_0,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/sim/finn_design.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/hdl/finn_design_wrapper.v,,StreamingFCLayer_Batch_0_imp_5FXKV0;StreamingFCLayer_Batch_1_imp_11SOJ3N;StreamingFCLayer_Batch_2_imp_1YXLQV7;StreamingFCLayer_Batch_3_imp_RR03E4;finn_design,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/hdl/finn_design_wrapper.v,1637838497,verilog,,,,finn_design_wrapper,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/11b0/StreamingFIFO_1.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFIFO_1_0/sim/finn_design_StreamingFIFO_1_0.v,,StreamingFIFO_1,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/209a/hdl/axilite_if.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/209a/hdl/memstream_singleblock.v,,axi4lite_if,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/209a/hdl/memstream.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/209a/hdl/axilite_if.v,,memstream,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/209a/hdl/memstream_multiblock.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/209a/hdl/ramb18_sdp.v,,memstream_multiblock,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/209a/hdl/memstream_singleblock.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/209a/hdl/mux.v,,memstream_singleblock,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/209a/hdl/mux.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/209a/hdl/ramb18_wf_dualport.v,,mux,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/209a/hdl/ramb18_sdp.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFCLayer_Batch_0_wstrm_0/sim/finn_design_StreamingFCLayer_Batch_0_wstrm_0.v,,ramb18_sdp,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/209a/hdl/ramb18_wf_dualport.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/209a/hdl/memstream_multiblock.v,,ramb18_wf_dualport,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/4b30/hdl/verilog/Thresholding_Batch_0_Thresholding_Batcbkb.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/4b30/hdl/verilog/Thresholding_Batch_0_Thresholding_Batch.v,,Thresholding_Batch_0_Thresholding_Batcbkb;Thresholding_Batch_0_Thresholding_Batcbkb_rom,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/4b30/hdl/verilog/Thresholding_Batch_0_Thresholding_Batch.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/4b30/hdl/verilog/Thresholding_Batch_0_Thresholding_Batch_0.v,,Thresholding_Batch_0_Thresholding_Batch,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/4b30/hdl/verilog/Thresholding_Batch_0_Thresholding_Batch_0.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_Thresholding_Batch_0_0/sim/finn_design_Thresholding_Batch_0_0.v,,Thresholding_Batch_0_Thresholding_Batch_0,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/4b30/hdl/verilog/regslice_core.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/4b30/hdl/verilog/Thresholding_Batch_0_Thresholding_Batcbkb.v,,ibuf;obuf;regslice_both;regslice_both_w1;regslice_forward;regslice_forward_w1;regslice_reverse;regslice_reverse_w1,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/4cf0/hdl/verilog/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/4cf0/hdl/verilog/StreamingFCLayer_Batch_3_StreamingFCLayer_bkb.v,,StreamingFCLayer_Batch_3_Matrix_Vector_Activa,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/4cf0/hdl/verilog/StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFCLayer_Batch_3_0/sim/finn_design_StreamingFCLayer_Batch_3_0.v,,StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/4cf0/hdl/verilog/StreamingFCLayer_Batch_3_StreamingFCLayer_bkb.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/4cf0/hdl/verilog/StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.v,,StreamingFCLayer_Batch_3_StreamingFCLayer_bkb,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/69a7/Q_srl.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/69a7/StreamingFIFO_0.v,,Q_srl,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/69a7/StreamingFIFO_0.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFIFO_0_0/sim/finn_design_StreamingFIFO_0_0.v,,StreamingFIFO_0,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_Actcud.v,,StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb;StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb_rom,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_Actcud.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe.v,,StreamingFCLayer_Batch_2_Matrix_Vector_Actcud;StreamingFCLayer_Batch_2_Matrix_Vector_Actcud_rom,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg.v,,StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe;StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe_rom,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi.v,,StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg;StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg_rom,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j.v,,StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi;StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi_rom,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi.v,,StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j;StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j_rom,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_Actibs.v,,StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi;StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi_rom,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_Actibs.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v,,StreamingFCLayer_Batch_2_Matrix_Vector_Actibs;StreamingFCLayer_Batch_2_Matrix_Vector_Actibs_rom,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_Matrix_Vector_Activa.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_StreamingFCLayer_jbC.v,,StreamingFCLayer_Batch_2_Matrix_Vector_Activa,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFCLayer_Batch_2_0/sim/finn_design_StreamingFCLayer_Batch_2_0.v,,StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_StreamingFCLayer_jbC.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/a4ae/hdl/verilog/StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2.v,,StreamingFCLayer_Batch_2_StreamingFCLayer_jbC,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actcud.v,,StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb;StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb_rom,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actcud.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe.v,,StreamingFCLayer_Batch_1_Matrix_Vector_Actcud;StreamingFCLayer_Batch_1_Matrix_Vector_Actcud_rom,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg.v,,StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe;StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe_rom,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi.v,,StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg;StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg_rom,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j.v,,StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi;StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi_rom,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi.v,,StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j;StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j_rom,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs.v,,StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi;StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi_rom,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v,,StreamingFCLayer_Batch_1_Matrix_Vector_Actibs;StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_StreamingFCLayer_jbC.v,,StreamingFCLayer_Batch_1_Matrix_Vector_Activa,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFCLayer_Batch_1_0/sim/finn_design_StreamingFCLayer_Batch_1_0.v,,StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_StreamingFCLayer_jbC.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ac86/hdl/verilog/StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.v,,StreamingFCLayer_Batch_1_StreamingFCLayer_jbC,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/d2e3/hdl/verilog/StreamingDataWidthConverter_Batch_0_StreamingDataWidthCo_1.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/d2e3/hdl/verilog/StreamingDataWidthConverter_Batch_0_StreamingDataWidthConverter_Batch_0.v,,StreamingDataWidthConverter_Batch_0_StreamingDataWidthCo_1,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/d2e3/hdl/verilog/StreamingDataWidthConverter_Batch_0_StreamingDataWidthConverter_Batch_0.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_Batch_0_0/sim/finn_design_StreamingDataWidthConverter_Batch_0_0.v,,StreamingDataWidthConverter_Batch_0_StreamingDataWidthConverter_Batch_0,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/d843/hdl/verilog/StreamingDataWidthConverter_Batch_1_StreamingDataWidthCo_1.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/d843/hdl/verilog/StreamingDataWidthConverter_Batch_1_StreamingDataWidthConverter_Batch_1.v,,StreamingDataWidthConverter_Batch_1_StreamingDataWidthCo_1,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/d843/hdl/verilog/StreamingDataWidthConverter_Batch_1_StreamingDataWidthConverter_Batch_1.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_Batch_1_0/sim/finn_design_StreamingDataWidthConverter_Batch_1_0.v,,StreamingDataWidthConverter_Batch_1_StreamingDataWidthConverter_Batch_1,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/e81d/StreamingFIFO_4.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFIFO_4_0/sim/finn_design_StreamingFIFO_4_0.v,,StreamingFIFO_4,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ed7d/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ed7d/hdl/verilog/StreamingFCLayer_Batch_0_StreamingFCLayer_bkb.v,,StreamingFCLayer_Batch_0_Matrix_Vector_Activa,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ed7d/hdl/verilog/StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFCLayer_Batch_0_0/sim/finn_design_StreamingFCLayer_Batch_0_0.v,,StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ed7d/hdl/verilog/StreamingFCLayer_Batch_0_StreamingFCLayer_bkb.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ed7d/hdl/verilog/StreamingFCLayer_Batch_0_StreamingFCLayer_cud.v,,StreamingFCLayer_Batch_0_StreamingFCLayer_bkb,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ed7d/hdl/verilog/StreamingFCLayer_Batch_0_StreamingFCLayer_cud.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/ed7d/hdl/verilog/StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v,,StreamingFCLayer_Batch_0_StreamingFCLayer_cud,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/f822/StreamingFIFO_3.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_StreamingFIFO_3_0/sim/finn_design_StreamingFIFO_3_0.v,,StreamingFIFO_3,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/fb64/hdl/verilog/LabelSelect_Batch_0_LabelSelect_Batch.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/fb64/hdl/verilog/LabelSelect_Batch_0_LabelSelect_Batch_0.v,,LabelSelect_Batch_0_LabelSelect_Batch,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ipshared/fb64/hdl/verilog/LabelSelect_Batch_0_LabelSelect_Batch_0.v,1637838497,verilog,,/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/output_tfc_w1a1_fpga/stitched_ip/finn_vivado_stitch_proj.ip_user_files/bd/finn_design/ip/finn_design_LabelSelect_Batch_0_0/sim/finn_design_LabelSelect_Batch_0_0.v,,LabelSelect_Batch_0_LabelSelect_Batch_0,,,,,,,,
/home/zqc/Desktop/ptech/finn-examples/build/fpga_flow/testbench.sv,1633152047,systemVerilog,,,,$unit_testbench_sv;tb,,,,,,,,
