--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : -0.365 ns
Required Time  : 1.000 ns
Actual Time    : 1.365 ns
From           : DRAM_DQ[1]
To             : Sdram_Control_4Port:u7|mDATAOUT[1]
From Clock     : --
To Clock       : iCLK_50
Failed Paths   : 16

Type           : Worst-case tco
Slack          : -4.982 ns
Required Time  : 1.000 ns
Actual Time    : 5.982 ns
From           : Sdram_Control_4Port:u7|WR_MASK[0]
To             : DRAM_DQ[11]
From Clock     : iCLK_50
To Clock       : --
Failed Paths   : 64

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 8.567 ns
From           : iKEY[0]
To             : GPIO_0[29]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -0.627 ns
From           : GPIO_CLKIN_N0
To             : adc_spi_controller:u2|d1_PENIRQ_n
From Clock     : --
To Clock       : iCLK_50
Failed Paths   : 0

Type           : Clock Setup: 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
Slack          : -2.890 ns
Required Time  : 120.00 MHz ( period = 8.333 ns )
Actual Time    : N/A
From           : Reset_Delay:u8|oRST_0
To             : Sdram_Control_4Port:u7|mWR
From Clock     : iCLK_50
To Clock       : Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0
Failed Paths   : 86

Type           : Clock Setup: 'iCLK_50'
Slack          : 6.734 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 153.09 MHz ( period = 6.532 ns )
From           : lcd_spi_cotroller:u1|m3wire_data[14]
To             : lcd_spi_cotroller:u1|three_wire_controller:u0|mSDATA
From Clock     : iCLK_50
To Clock       : iCLK_50
Failed Paths   : 0

Type           : Clock Setup: 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
Slack          : 21.897 ns
Required Time  : 33.33 MHz ( period = 30.000 ns )
Actual Time    : 123.41 MHz ( period = 8.103 ns )
From           : lcd_timing_controller:u6|y_cnt[2]
To             : Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]
From Clock     : Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2
To Clock       : Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Hold: 'iCLK_50'
Slack          : 0.099 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : div[2]
To             : div[3]
From Clock     : iCLK_50
To Clock       : iCLK_50
Failed Paths   : 0

Type           : Clock Hold: 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
Slack          : 0.391 ns
Required Time  : 120.00 MHz ( period = 8.333 ns )
Actual Time    : N/A
From           : Sdram_Control_4Port:u7|command:command1|rw_flag
To             : Sdram_Control_4Port:u7|command:command1|rw_flag
From Clock     : Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0
To Clock       : Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
Slack          : 0.519 ns
Required Time  : 33.33 MHz ( period = 30.000 ns )
Actual Time    : N/A
From           : Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[8]
To             : Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8]
From Clock     : Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2
To Clock       : Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 166

--------------------------------------------------------------------------------------

