
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.344 ; gain = 4.984 ; free physical = 20803 ; free virtual = 330652
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc" "*.svh"]] 
# }
# synth_design -top mc_top \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top mc_top -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15001
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2856.492 ; gain = 0.000 ; free physical = 1432 ; free virtual = 305959
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mc_top' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_top.v:117]
INFO: [Synth 8-6157] synthesizing module 'mc_rf' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_rf.v:123]
INFO: [Synth 8-6157] synthesizing module 'mc_cs_rf' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_cs_rf.v:113]
	Parameter this_cs bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'mc_cs_rf' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_cs_rf.v:113]
INFO: [Synth 8-6157] synthesizing module 'mc_cs_rf__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_cs_rf.v:113]
	Parameter this_cs bound to: 3'b001 
INFO: [Synth 8-6155] done synthesizing module 'mc_cs_rf__parameterized0' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_cs_rf.v:113]
INFO: [Synth 8-6157] synthesizing module 'mc_cs_rf_dummy' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_cs_rf.v:246]
	Parameter this_cs bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'mc_cs_rf_dummy' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_cs_rf.v:246]
INFO: [Synth 8-6157] synthesizing module 'mc_cs_rf_dummy__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_cs_rf.v:246]
	Parameter this_cs bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'mc_cs_rf_dummy__parameterized0' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_cs_rf.v:246]
INFO: [Synth 8-6157] synthesizing module 'mc_cs_rf_dummy__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_cs_rf.v:246]
	Parameter this_cs bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'mc_cs_rf_dummy__parameterized1' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_cs_rf.v:246]
INFO: [Synth 8-6157] synthesizing module 'mc_cs_rf_dummy__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_cs_rf.v:246]
	Parameter this_cs bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'mc_cs_rf_dummy__parameterized2' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_cs_rf.v:246]
INFO: [Synth 8-6157] synthesizing module 'mc_cs_rf_dummy__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_cs_rf.v:246]
	Parameter this_cs bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'mc_cs_rf_dummy__parameterized3' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_cs_rf.v:246]
INFO: [Synth 8-6157] synthesizing module 'mc_cs_rf_dummy__parameterized4' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_cs_rf.v:246]
	Parameter this_cs bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'mc_cs_rf_dummy__parameterized4' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_cs_rf.v:246]
INFO: [Synth 8-6155] done synthesizing module 'mc_rf' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_rf.v:123]
INFO: [Synth 8-6157] synthesizing module 'mc_adr_sel' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_adr_sel.v:90]
INFO: [Synth 8-6157] synthesizing module 'mc_incn_r' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_incn_r.v:77]
	Parameter incN_width bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mc_incn_r' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_incn_r.v:77]
INFO: [Synth 8-6155] done synthesizing module 'mc_adr_sel' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_adr_sel.v:90]
INFO: [Synth 8-6157] synthesizing module 'mc_obct_top' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_obct_top.v:82]
INFO: [Synth 8-6157] synthesizing module 'mc_obct' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_obct.v:104]
INFO: [Synth 8-6155] done synthesizing module 'mc_obct' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_obct.v:104]
INFO: [Synth 8-6157] synthesizing module 'mc_obct_dummy' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_obct.v:220]
INFO: [Synth 8-6155] done synthesizing module 'mc_obct_dummy' (7#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_obct.v:220]
INFO: [Synth 8-6155] done synthesizing module 'mc_obct_top' (8#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_obct_top.v:82]
INFO: [Synth 8-6157] synthesizing module 'mc_dp' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_dp.v:109]
INFO: [Synth 8-6157] synthesizing module 'mc_rd_fifo' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_rd_fifo.v:84]
INFO: [Synth 8-6155] done synthesizing module 'mc_rd_fifo' (9#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_rd_fifo.v:84]
INFO: [Synth 8-6155] done synthesizing module 'mc_dp' (10#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_dp.v:109]
INFO: [Synth 8-6157] synthesizing module 'mc_refresh' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_refresh.v:99]
INFO: [Synth 8-6155] done synthesizing module 'mc_refresh' (11#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_refresh.v:99]
INFO: [Synth 8-6157] synthesizing module 'mc_timing' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_timing.v:128]
WARNING: [Synth 8-6014] Unused sequential element burst_fp_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_timing.v:769]
INFO: [Synth 8-6155] done synthesizing module 'mc_timing' (12#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_timing.v:128]
INFO: [Synth 8-6157] synthesizing module 'mc_wb_if' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_wb_if.v:115]
INFO: [Synth 8-6155] done synthesizing module 'mc_wb_if' (13#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_wb_if.v:115]
INFO: [Synth 8-6157] synthesizing module 'mc_mem_if' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_mem_if.v:114]
INFO: [Synth 8-6155] done synthesizing module 'mc_mem_if' (14#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_mem_if.v:114]
INFO: [Synth 8-6155] done synthesizing module 'mc_top' (15#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/mc_top.v:117]
WARNING: [Synth 8-7129] Port wb_addr_i[28] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[27] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[26] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[25] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[24] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[23] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[22] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[21] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[20] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[19] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[18] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[17] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[16] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[15] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[14] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[13] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[12] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[11] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[10] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[9] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[8] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[7] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[6] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[5] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[4] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[3] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[2] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[1] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_addr_i[0] in module mc_wb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[31] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[30] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[29] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[28] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[27] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[26] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[25] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[24] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[23] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[22] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[21] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[20] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[19] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[18] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[17] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[16] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[15] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[14] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[13] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[12] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[11] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[9] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[8] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[7] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[6] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[0] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms[31] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms[30] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms[29] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms[28] in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port any_bank_open in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port par_err in module mc_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[31] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[30] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[29] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[28] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[27] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[26] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[25] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[24] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[23] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[22] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[21] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[20] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[19] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[18] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[17] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[16] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[15] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[14] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[13] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[12] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[10] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[9] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[8] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[7] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[6] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port csc[0] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port mc_clk in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port mc_dp_i[3] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port mc_dp_i[2] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port mc_dp_i[1] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port mc_dp_i[0] in module mc_dp is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module mc_obct_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module mc_obct_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_adr[12] in module mc_obct_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_adr[11] in module mc_obct_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_adr[10] in module mc_obct_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_adr[9] in module mc_obct_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_adr[8] in module mc_obct_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_adr[7] in module mc_obct_dummy is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2856.492 ; gain = 0.000 ; free physical = 3444 ; free virtual = 299313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2856.492 ; gain = 0.000 ; free physical = 12787 ; free virtual = 308701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 13504 ; free virtual = 309416
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mc_timing'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     POR |                          0000000 | 000000000000000000000000000000000000000000000000000000000000000001
                    IDLE |                          0000001 | 000000000000000000000000000000000000000000000000000000000000000010
               PRECHARGE |                          0000010 | 000000000000000000000000000000000000000000000000000000000000010000
             PRECHARGE_W |                          0000011 | 000000000000000000000000000000000000000000000000000000000000100000
                   INIT0 |                          0000100 | 000000000000000000000000000000000000000000001000000000000000000000
                    INIT |                          0000101 | 000000000000000000000000000000000000000000010000000000000000000000
                  INIT_W |                          0000110 | 000000000000000000000000000000000000000000100000000000000000000000
              INIT_REFR1 |                          0000111 | 000000000000000000000000000000000000000001000000000000000000000000
            INIT_REFR1_W |                          0001000 | 000000000000000000000000000000000000000010000000000000000000000000
                INIT_LMR |                          0001001 | 000000000000000000000000000000000000000100000000000000000000000000
                    LMR0 |                          0001010 | 000000000000000000000000000000000000000000000001000000000000000000
                    LMR1 |                          0001011 | 000000000000000000000000000000000000000000000010000000000000000000
                    LMR2 |                          0001100 | 000000000000000000000000000000000000000000000100000000000000000000
                   SUSP1 |                          0001101 | 000000000000000000000000000000000000001000000000000000000000000000
                   SUSP2 |                          0001110 | 000000000000000000000000000000000000010000000000000000000000000000
                   SUSP3 |                          0001111 | 000000000000000000000000000000000000100000000000000000000000000000
                   SUSP4 |                          0010000 | 000000000000000000000000000000000001000000000000000000000000000000
                 RESUME1 |                          0010001 | 000000000000000000000000000000000010000000000000000000000000000000
                 RESUME2 |                          0010010 | 000000000000000000000000000000000100000000000000000000000000000000
                    REFR |                          0010011 | 000000000000000000000000000000000000000000000000100000000000000000
                SD_RD_WR |                          0010100 | 000000000000000000000000000000000000000000000000000000000100000000
                ACTIVATE |                          0010101 | 000000000000000000000000000000000000000000000000000000000001000000
              ACTIVATE_W |                          0010110 | 000000000000000000000000000000000000000000000000000000000010000000
                   SD_WR |                          0010111 | 000000000000000000000000000000000000000000000000000010000000000000
                 SD_WR_W |                          0011000 | 000000000000000000000000000000000000000000000000000100000000000000
                   SD_RD |                          0011001 | 000000000000000000000000000000000000000000000000000000001000000000
                 SD_RD_W |                          0011010 | 000000000000000000000000000000000000000000000000000000010000000000
              SD_RD_LOOP |                          0011011 | 000000000000000000000000000000000000000000000000000000100000000000
                      BT |                          0011100 | 000000000000000000000000000000000000000000000000001000000000000000
                SD_RD_W2 |                          0011101 | 000000000000000000000000000000000000000000000000000001000000000000
                    BT_W |                          0011110 | 000000000000000000000000000000000000000000000000010000000000000000
                  ACS_WR |                          0011111 | 000000000000000000100000000000000000000000000000000000000000000000
                 ACS_WR1 |                          0100000 | 000000000000000001000000000000000000000000000000000000000000000000
                 ACS_WR2 |                          0100001 | 000000000000000010000000000000000000000000000000000000000000000000
                 ACS_WR3 |                          0100010 | 000000000000000100000000000000000000000000000000000000000000000000
                 ACS_WR4 |                          0100011 | 000000000000001000000000000000000000000000000000000000000000000000
                  ACS_RD |                          0100100 | 000000000000000000000000000001000000000000000000000000000000000000
                 ACS_RD1 |                          0100101 | 000000000000000000000000000010000000000000000000000000000000000000
              ACS_RD_8_1 |                          0100110 | 000000000000000000000000100000000000000000000000000000000000000000
              ACS_RD_8_2 |                          0100111 | 000000000000000000000001000000000000000000000000000000000000000000
              ACS_RD_8_3 |                          0101000 | 000000000000000000000010000000000000000000000000000000000000000000
              ACS_RD_8_4 |                          0101001 | 000000000000000000000100000000000000000000000000000000000000000000
              ACS_RD_8_5 |                          0101010 | 000000000000000000001000000000000000000000000000000000000000000000
              ACS_RD_8_6 |                          0101011 | 000000000000000000010000000000000000000000000000000000000000000000
                ACS_RD2A |                          0101100 | 000000000000000000000000000100000000000000000000000000000000000000
                 ACS_RD2 |                          0101101 | 000000000000000000000000001000000000000000000000000000000000000000
                 ACS_RD3 |                          0101110 | 000000000000000000000000010000000000000000000000000000000000000000
                  SCS_WR |                          0101111 | 001000000000000000000000000000000000000000000000000000000000000000
                 SCS_WR1 |                          0110000 | 010000000000000000000000000000000000000000000000000000000000000000
                  SCS_RD |                          0110001 | 000001000000000000000000000000000000000000000000000000000000000000
                 SCS_RD1 |                          0110010 | 000010000000000000000000000000000000000000000000000000000000000000
                 SCS_RD2 |                          0110011 | 000100000000000000000000000000000000000000000000000000000000000000
                 SCS_ERR |                          0110100 | 100000000000000000000000000000000000000000000000000000000000000000
                 IDLE_T2 |                          0110101 | 000000000000000000000000000000000000000000000000000000000000001000
                 SRAM_WR |                          0110110 | 000000010000000000000000000000000000000000000000000000000000000000
                SRAM_WR0 |                          0110111 | 000000100000000000000000000000000000000000000000000000000000000000
                 SRAM_RD |                          0111000 | 000000000000010000000000000000000000000000000000000000000000000000
                SRAM_RD0 |                          0111001 | 000000000000100000000000000000000000000000000000000000000000000000
                SRAM_RD1 |                          0111010 | 000000000001000000000000000000000000000000000000000000000000000000
                SRAM_RD2 |                          0111011 | 000000000010000000000000000000000000000000000000000000000000000000
                SRAM_RD3 |                          0111100 | 000000000100000000000000000000000000000000000000000000000000000000
                SRAM_RD4 |                          0111101 | 000000001000000000000000000000000000000000000000000000000000000000
                     BG0 |                          0111110 | 000000000000000000000000000000001000000000000000000000000000000000
                     BG1 |                          0111111 | 000000000000000000000000000000010000000000000000000000000000000000
                     BG2 |                          1000000 | 000000000000000000000000000000100000000000000000000000000000000000
                  IDLE_T |                          1000001 | 000000000000000000000000000000000000000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mc_timing'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 13495 ; free virtual = 309568
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---XORs : 
	                8 Bit    Wide XORs := 8     
+---Registers : 
	               36 Bit    Registers := 5     
	               32 Bit    Registers := 12    
	               24 Bit    Registers := 3     
	               13 Bit    Registers := 10    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 11    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 122   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 4     
	   4 Input   24 Bit        Muxes := 1     
	   3 Input   24 Bit        Muxes := 1     
	  10 Input   13 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 3     
	  10 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   6 Input   11 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 6     
	 105 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 13    
	  14 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	  66 Input    4 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 90    
	   4 Input    1 Bit        Muxes := 14    
	  11 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
	  66 Input    1 Bit        Muxes := 53    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:23 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 19498 ; free virtual = 317968
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:24 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 19315 ; free virtual = 317785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:22 ; elapsed = 00:02:25 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 17783 ; free virtual = 316255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:26 ; elapsed = 00:02:29 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 20141 ; free virtual = 318643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:26 ; elapsed = 00:02:29 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 20173 ; free virtual = 318676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:27 ; elapsed = 00:02:29 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 20494 ; free virtual = 318997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:27 ; elapsed = 00:02:29 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 20555 ; free virtual = 319059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:27 ; elapsed = 00:02:29 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 20704 ; free virtual = 319207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:27 ; elapsed = 00:02:29 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 20753 ; free virtual = 319256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    22|
|3     |LUT1   |     5|
|4     |LUT2   |   134|
|5     |LUT3   |   115|
|6     |LUT4   |   224|
|7     |LUT5   |   221|
|8     |LUT6   |   406|
|9     |MUXF7  |     4|
|10    |FDCE   |   141|
|11    |FDPE   |    94|
|12    |FDRE   |   733|
|13    |FDSE   |    38|
|14    |IBUF   |   115|
|15    |OBUF   |   152|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------------------+------+
|      |Instance |Module                   |Cells |
+------+---------+-------------------------+------+
|1     |top      |                         |  2406|
|2     |  u0     |mc_rf                    |   674|
|3     |    u0   |mc_cs_rf                 |   185|
|4     |    u1   |mc_cs_rf__parameterized0 |   185|
|5     |  u1     |mc_adr_sel               |   150|
|6     |    u0   |mc_incn_r                |    50|
|7     |  u2     |mc_obct_top              |   165|
|8     |    u0   |mc_obct                  |    81|
|9     |    u1   |mc_obct_0                |    79|
|10    |  u3     |mc_dp                    |   332|
|11    |    u0   |mc_rd_fifo               |   264|
|12    |  u4     |mc_refresh               |    46|
|13    |  u5     |mc_timing                |   548|
|14    |  u6     |mc_wb_if                 |    72|
|15    |  u7     |mc_mem_if                |   149|
+------+---------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:27 ; elapsed = 00:02:29 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 20795 ; free virtual = 319298
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1141 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:27 ; elapsed = 00:02:29 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 21002 ; free virtual = 319505
Synthesis Optimization Complete : Time (s): cpu = 00:02:27 ; elapsed = 00:02:29 . Memory (MB): peak = 2864.352 ; gain = 7.859 ; free physical = 21029 ; free virtual = 319532
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2885.453 ; gain = 0.000 ; free physical = 21383 ; free virtual = 319894
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.453 ; gain = 0.000 ; free physical = 20890 ; free virtual = 319416
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 53e49fdf
INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:40 ; elapsed = 00:02:35 . Memory (MB): peak = 2885.453 ; gain = 29.109 ; free physical = 21130 ; free virtual = 319658
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/util_temp_mc_top_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/timing_temp_mc_top_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2980.121 ; gain = 94.668 ; free physical = 19957 ; free virtual = 318616
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/power_temp_mc_top_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/mc/power_temp_mc_top_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Mar 23 00:02:53 2022...
real 186.90
user 192.62
sys 15.10
