#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Feb 12 14:24:53 2016
# Process ID: 7496
# Current directory: C:/Users/Peachy/Desktop/pyr_test_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7596 C:\Users\Peachy\Desktop\pyr_test_2\pyr_test_2.xpr
# Log file: C:/Users/Peachy/Desktop/pyr_test_2/vivado.log
# Journal file: C:/Users/Peachy/Desktop/pyr_test_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.xpr
launch_sdk -workspace C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk -hwspec C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk/pyr_test2_wrapper.hdf
open_bd_design {C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd}
delete_bd_objs [get_bd_intf_nets pyrconstuct_top_0_pyrFilOut] [get_bd_intf_nets axis_dwidth_converter_0_M_AXIS] [get_bd_cells axis_dwidth_converter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_subset_converter:1.1 axis_subset_converter_0
endgroup
set_property location {4 1102 449} [get_bd_cells axis_subset_converter_0]
connect_bd_intf_net [get_bd_intf_pins pyrconstuct_top_0/pyrFilOut] [get_bd_intf_pins axis_subset_converter_0/S_AXIS]
connect_bd_net [get_bd_pins axis_subset_converter_0/aclk] [get_bd_pins processing_system7_0_axi_periph/M00_ACLK]
connect_bd_net [get_bd_pins axis_subset_converter_0/aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins axis_subset_converter_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
startgroup
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.M_TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.M_HAS_TLAST.VALUE_SRC USER] [get_bd_cells axis_subset_converter_0]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES {5} CONFIG.M_TDATA_NUM_BYTES {4} CONFIG.M_HAS_TLAST {1} CONFIG.TDATA_REMAP {tdata[31:0]}] [get_bd_cells axis_subset_converter_0]
endgroup
validate_bd_design
reset_target all [get_files  C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd] -sync -no_script -force -quiet
reset_target all [get_files  C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd] -sync -no_script -force -quiet
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
file copy -force C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.runs/impl_1/pyr_test2_wrapper.sysdef C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk/pyr_test2_wrapper.hdf

launch_sdk -workspace C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk -hwspec C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk/pyr_test2_wrapper.hdf
file copy -force C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.runs/impl_1/pyr_test2_wrapper.sysdef C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk/pyr_test2_wrapper.hdf

launch_sdk -workspace C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk -hwspec C:/Users/Peachy/Desktop/pyr_test_2/pyr_test_2.sdk/pyr_test2_wrapper.hdf
close_project
create_project project_1 C:/Users/Peachy/Desktop/project_1 -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
create_bd_design "design_1"
set_property  ip_repo_paths  D:/FPGA/PyramidCon_x_6/solution1/impl/ip [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv pitchaya:hls:pyrconstuct_top:1.0 pyrconstuct_top_0
endgroup
