{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 27, "design__inferred_latch__count": 0, "design__instance__count": 3476, "design__instance__area": 24113.1, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.008156723342835903, "power__switching__total": 0.009864223189651966, "power__leakage__total": 2.6976486822150036e-08, "power__total": 0.01802097260951996, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.032706, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.032706, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.26029, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.29249, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.318716, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.29249, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 11, "design__max_fanout_violation__count": 10, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.057143, "clock__skew__worst_setup": 0.022301, "timing__hold__ws": 0.070766, "timing__setup__ws": -6.886245, "timing__hold__tns": 0.0, "timing__setup__tns": -210.903763, "timing__hold__wns": 0.0, "timing__setup__wns": -6.886245, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.109552, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 186, "timing__setup_r2r__ws": -6.886245, "timing__setup_r2r_vio__count": 186, "design__die__bbox": "0.0 0.0 227.13 237.85", "design__core__bbox": "5.52 10.88 221.26 225.76", "design__io": 262, "design__die__area": 54022.9, "design__core__area": 46358.2, "design__instance__count__stdcell": 3476, "design__instance__area__stdcell": 24113.1, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.520148, "design__instance__utilization__stdcell": 0.520148, "floorplan__design__io": 260, "design__io__hpwl": 22734140, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 63767.7, "design__violations": 0, "design__instance__count__setup_buffer": 17, "design__instance__count__hold_buffer": 154, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 3023, "route__net__special": 2, "route__drc_errors__iter:1": 1637, "route__wirelength__iter:1": 70762, "route__drc_errors__iter:2": 795, "route__wirelength__iter:2": 69973, "route__drc_errors__iter:3": 796, "route__wirelength__iter:3": 69824, "route__drc_errors__iter:4": 173, "route__wirelength__iter:4": 69956, "route__drc_errors__iter:5": 15, "route__wirelength__iter:5": 70006, "route__drc_errors__iter:6": 5, "route__wirelength__iter:6": 69998, "route__drc_errors__iter:7": 0, "route__wirelength__iter:7": 70000, "route__drc_errors": 0, "route__wirelength": 70000, "route__vias": 18153, "route__vias__singlecut": 18153, "route__vias__multicut": 0, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.053479, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.053479, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.885532, "timing__setup__ws__corner:nom_ss_100C_1v60": -6.746863, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -202.433212, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -6.746863, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.885532, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 62, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -6.746863, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 62, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.023649, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.023649, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.082232, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.508425, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.111604, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 4.508425, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.03077, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.03077, "timing__hold__ws__corner:min_tt_025C_1v80": 0.275133, "timing__setup__ws__corner:min_tt_025C_1v80": 1.353801, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.315866, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 1.353801, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.050706, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.050706, "timing__hold__ws__corner:min_ss_100C_1v60": 0.881695, "timing__setup__ws__corner:min_ss_100C_1v60": -6.637666, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": -194.697021, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": -6.637666, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.881695, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 61, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -6.637666, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 61, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.022301, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.022301, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.091384, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.566624, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.109552, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 4.566624, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.035016, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.035016, "timing__hold__ws__corner:max_tt_025C_1v80": 0.242562, "timing__setup__ws__corner:max_tt_025C_1v80": 1.232653, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.321623, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 1.232653, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 11, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.057143, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.057143, "timing__hold__ws__corner:max_ss_100C_1v60": 0.890447, "timing__setup__ws__corner:max_ss_100C_1v60": -6.886245, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -210.903763, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -6.886245, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.890447, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 63, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -6.886245, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 63, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.025856, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.025856, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.070766, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.437852, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.113746, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 4.437852, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79591, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000922396, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00408943, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00387016, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000916386, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00387016, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000922, "ir__drop__worst": 0.00409, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}