{"id":-1, "depth":0, "links":[{"from":99, "to":66}, {"from":65, "to":100}, {"from":103, "to":68}, {"from":67, "to":104}]}
{"type":"kernel", "id":55, "name":"id<2>)", "parent":-1, "depth":1}
{"type":"inst", "id":65, "name":"Store", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":125}]], "parent":55, "depth":2, "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Alignment":"4", "Stores to":"ri_j", "Start Cycle":"95", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"inst", "id":66, "name":"Load", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":129}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":109}]], "parent":55, "depth":2, "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Alignment":"4", "Loads from":"ri_j", "Start Cycle":"96", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"inst", "id":67, "name":"Store", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":126}]], "parent":55, "depth":2, "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Alignment":"4", "Stores to":"rj_i", "Start Cycle":"95", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"inst", "id":68, "name":"Load", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2025.0/bin/compiler/../../include/sycl/handler.hpp", "line":1639}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":130}, {"filename":"/workspace/C++/para_lingam/ParaLingam.cpp", "line":109}]], "parent":55, "depth":2, "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Alignment":"4", "Loads from":"rj_i", "Start Cycle":"96", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/load-store-unit-styles.html"}]}]}]}
{"type":"memtype", "id":96, "name":"On-chip Memory", "parent":55, "depth":2}
{"type":"memsys", "id":97, "name":"ri_j", "debug":[[{"filename":"ParaLingam.cpp", "line":122}]], "parent":96, "depth":3, "details":[{"type":"table", "Requested size":"4194304 bytes", "Implemented size":"4194304 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"1048576 words", "Number of replicates":"1", "Number of private copies":"2", "Additional Information":"For each replicate, 2 private copies were created to efficiently support multiple simultaneous workgroups", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Kernel Memory", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/memory-types.html#KERNEL_MEMORY"}]}]}]}
{"type":"bank", "id":98, "name":"Bank 0", "debug":[[{"filename":"ParaLingam.cpp", "line":122}]], "parent":97, "depth":4, "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"2"}]}
{"type":"port", "id":99, "name":"R", "parent":98, "depth":5}
{"type":"port", "id":100, "name":"W", "parent":98, "depth":5}
{"type":"memsys", "id":101, "name":"rj_i", "debug":[[{"filename":"ParaLingam.cpp", "line":122}]], "parent":96, "depth":3, "details":[{"type":"table", "Requested size":"4194304 bytes", "Implemented size":"4194304 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"1048576 words", "Number of replicates":"1", "Number of private copies":"2", "Additional Information":"For each replicate, 2 private copies were created to efficiently support multiple simultaneous workgroups", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Handbook : Kernel Memory", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/developer-guide/current/memory-types.html#KERNEL_MEMORY"}]}]}]}
{"type":"bank", "id":102, "name":"Bank 0", "debug":[[{"filename":"ParaLingam.cpp", "line":122}]], "parent":101, "depth":4, "details":[{"type":"table", "details":[{"type":"brief", "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"}], "Total number of ports per bank":"2", "Number of read ports per bank":"1", "Number of write ports per bank":"1", "Total replication":"2"}]}
{"type":"port", "id":103, "name":"R", "parent":102, "depth":5}
{"type":"port", "id":104, "name":"W", "parent":102, "depth":5}
