X86_64 WW+RR+WR+WR+mfence+mfences+mfence+mfence
"MFencedWW Rfe MFencesRR Fre MFencedWR Fre MFencedWR Fre"
Cycle=Rfe MFencesRR Fre MFencedWR Fre MFencedWR Fre MFencedWW
Relax=
Safe=Rfe Fre MFencesRR MFencedWW MFencedWR
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:y=W,2:y=F,2:z=T,3:z=F,3:x=T
Com=Rf Fr Fr Fr
Orig=MFencedWW Rfe MFencesRR Fre MFencedWR Fre MFencedWR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t 3:rax; uint64_t 2:rax; uint64_t 1:rbx; uint64_t 1:rax;

}
 P0          | P1            | P2            | P3            ;
 movq $1,(x) | movq (y),%rax | movq $2,(y)   | movq $1,(z)   ;
 mfence      | mfence        | mfence        | mfence        ;
 movq $1,(y) | movq (y),%rbx | movq (z),%rax | movq (x),%rax ;
exists (y=2 /\ 1:rax=1 /\ 1:rbx=1 /\ 2:rax=0 /\ 3:rax=0)
