timestamp 1618606384
version 8.2
tech scmos
style TSMC0.18um(tsmc18)from:t11b
scale 1000 1 9
resistclasses 6700 7500 929000 929000 1 7700 7700 80 80 80 70 70 40
use prop_tr1 prop_tr1_0 1 0 -1 0 1 353
use or_tr2 or_tr2_0 0 1 391 -1 0 307
node "m1_384_178#" 0 138.374 384 178 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 216 70 0 0 0 0 0 0 0 0 0 0
node "carr_out" 0 30.8892 475 215 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28 22 0 0 0 0 0 0 0 0 0 0
node "m1_484_261#" 0 13.6035 484 261 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5 12 0 0 0 0 0 0 0 0 0 0
node "m1_81_500#" 8 2170.23 81 500 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3235 1146 0 0 0 0 0 0 0 0 0 0
node "m1_0_486#" 13 2823.07 0 486 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3925 1580 0 0 0 0 0 0 0 0 0 0
node "a_844_66#" 7 0 844 66 ndif 1480 154 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_729_66#" 7 0 729 66 ndif 1480 154 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_399_30#" 7 0 399 30 ndif 1480 154 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_605_67#" 7 0 605 67 ndif 1480 154 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "add_out" 24 337.224 844 154 pdif 760 118 1480 154 0 0 0 0 0 0 0 0 0 0 1155 344 0 0 0 0 0 0 0 0 0 0
node "a_729_154#" 582 886.281 729 154 pdif 760 118 1480 154 0 0 0 0 0 0 319 308 0 0 1449 428 0 0 0 0 0 0 0 0 0 0
node "vdd" 124 679.31 485 116 pdc 48 28 1810 348 0 0 0 0 0 0 0 0 0 0 2120 726 0 0 0 0 0 0 0 0 0 0
equiv "vdd" "vdd"
node "a_399_69#" 393 548.403 399 69 ndif 760 118 1480 154 0 0 0 0 0 0 221 210 0 0 1277 400 0 0 0 0 0 0 0 0 0 0
node "o_ca" 104 207.655 443 123 ndif 100 50 250 110 0 0 0 0 0 0 0 0 0 0 573 278 0 0 0 0 0 0 0 0 0 0
node "cin0" 3045 3047.81 396 28 p 0 0 0 0 0 0 0 0 0 0 1582 1586 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd" 335 1513.25 583 155 pdif 144 84 6240 952 0 0 0 0 0 0 0 0 0 0 5326 1614 0 0 0 0 0 0 0 0 0 0
equiv "vdd" "vdd"
equiv "vdd" "vdd"
node "a_729_236#" 951 1590.38 729 236 pdif 760 118 1480 154 0 0 0 0 0 0 511 500 0 0 1743 512 0 0 0 0 0 0 0 0 0 0
node "a_729_324#" 7 0 729 324 ndif 1480 154 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_605_155#" 1791 2375.51 605 155 pdif 760 118 1480 154 0 0 0 0 0 0 955 940 0 0 1775 550 0 0 0 0 0 0 0 0 0 0
node "pin_p" 2872 2847.87 368 83 pc 0 0 0 0 0 0 0 0 0 0 1528 1514 0 0 96 40 0 0 0 0 0 0 0 0 0 0
node "gnd" 321 5769.48 380 39 poc 4100 650 240 140 0 0 0 0 0 0 0 0 0 0 10119 3554 0 0 0 0 0 0 0 0 0 0
equiv "gnd" "gnd"
equiv "gnd" "gnd"
equiv "gnd" "gnd"
equiv "gnd" "gnd"
equiv "gnd" "gnd"
node "w_480_0#" 1609 5455.9 480 0 nw 0 0 0 0 5432 306 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_473_109#" 2936 1983.69 473 109 nw 0 0 0 0 1975 208 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_814_147#" 1609 5455.9 814 147 nw 0 0 0 0 5432 306 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_699_147#" 1609 5455.9 699 147 nw 0 0 0 0 5432 306 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_575_148#" 1609 5455.9 575 148 nw 0 0 0 0 5432 306 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_699_227#" 1609 5455.9 699 227 nw 0 0 0 0 5432 306 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "w_480_0#" "vdd" 89.9034
cap "w_699_227#" "a_729_236#" 29.5071
cap "a_399_69#" "pin_p" 115.911
cap "a_729_154#" "w_699_147#" 29.5071
cap "gnd" "pin_p" 265.838
cap "w_480_0#" "a_399_69#" 29.5071
cap "vdd" "a_729_236#" 102.798
cap "a_605_155#" "w_699_147#" 70.58
cap "w_699_227#" "vdd" 89.9034
cap "w_814_147#" "a_729_236#" 101.28
cap "w_699_147#" "cin0" 70.58
cap "w_699_227#" "pin_p" 70.58
cap "cin0" "gnd" 102.798
cap "w_814_147#" "vdd" 89.9034
cap "vdd" "o_ca" 515.475
cap "vdd" "pin_p" 102.798
cap "a_605_155#" "a_729_236#" 115.911
cap "a_605_155#" "w_699_227#" 101.28
cap "o_ca" "a_399_69#" 68.73
cap "gnd" "o_ca" 247.428
cap "add_out" "a_729_236#" 115.911
cap "a_605_155#" "vdd" 231.822
cap "w_814_147#" "a_729_154#" 70.58
cap "w_480_0#" "pin_p" 101.28
cap "w_473_109#" "o_ca" 93.3192
cap "w_575_148#" "vdd" 89.9034
cap "gnd" "a_399_69#" 54.984
cap "a_729_154#" "a_605_155#" 335.847
cap "w_473_109#" "vdd" 153.849
cap "w_814_147#" "add_out" 29.5071
cap "w_480_0#" "cin0" 70.58
cap "w_575_148#" "pin_p" 101.28
cap "w_473_109#" "a_399_69#" 99.63
cap "a_605_155#" "cin0" 334.62
cap "w_575_148#" "a_605_155#" 29.5071
cap "w_699_147#" "vdd" 89.9034
cap "w_575_148#" "cin0" 70.58
cap "vdd" "pin_p" 115.911
fet nfet 881 66 882 67 80 84 "Gnd!" "a_729_236#" 4 0 "a_844_66#" 40 0 "add_out" 40 0
fet nfet 842 66 843 67 80 84 "Gnd!" "a_729_154#" 4 0 "gnd" 40 0 "a_844_66#" 40 0
fet nfet 766 66 767 67 80 84 "Gnd!" "a_605_155#" 4 0 "a_729_66#" 40 0 "a_729_154#" 40 0
fet nfet 727 66 728 67 80 84 "Gnd!" "cin0" 4 0 "gnd" 40 0 "a_729_66#" 40 0
fet pfet 487 28 488 29 80 84 "w_480_0#" "cin0" 4 0 "vdd" 40 0 "a_399_69#" 40 0
fet nfet 399 28 400 29 80 84 "Gnd!" "cin0" 4 0 "gnd" 40 0 "a_399_30#" 40 0
fet nfet 642 67 643 68 80 84 "Gnd!" "cin0" 4 0 "a_605_67#" 40 0 "a_605_155#" 40 0
fet nfet 603 67 604 68 80 84 "Gnd!" "pin_p" 4 0 "gnd" 40 0 "a_605_67#" 40 0
fet pfet 487 67 488 68 80 84 "w_480_0#" "pin_p" 4 0 "a_399_69#" 40 0 "vdd" 40 0
fet nfet 399 67 400 68 80 84 "Gnd!" "pin_p" 4 0 "a_399_30#" 40 0 "a_399_69#" 40 0
fet pfet 881 154 882 155 80 84 "w_814_147#" "a_729_236#" 4 0 "add_out" 40 0 "vdd" 40 0
fet pfet 842 154 843 155 80 84 "w_814_147#" "a_729_154#" 4 0 "vdd" 40 0 "add_out" 40 0
fet pfet 766 154 767 155 80 84 "w_699_147#" "a_605_155#" 4 0 "a_729_154#" 40 0 "vdd" 40 0
fet pfet 727 154 728 155 80 84 "w_699_147#" "cin0" 4 0 "vdd" 40 0 "a_729_154#" 40 0
fet pfet 485 121 486 122 100 104 "w_473_109#" "a_399_69#" 4 0 "vdd" 50 0 "o_ca" 50 0
fet nfet 443 121 444 122 40 44 "Gnd!" "a_399_69#" 4 0 "gnd" 20 0 "o_ca" 20 0
fet pfet 642 155 643 156 80 84 "w_575_148#" "cin0" 4 0 "a_605_155#" 40 0 "vdd" 40 0
fet pfet 603 155 604 156 80 84 "w_575_148#" "pin_p" 4 0 "vdd" 40 0 "a_605_155#" 40 0
fet pfet 766 236 767 237 80 84 "w_699_227#" "a_605_155#" 4 0 "a_729_236#" 40 0 "vdd" 40 0
fet pfet 727 236 728 237 80 84 "w_699_227#" "pin_p" 4 0 "vdd" 40 0 "a_729_236#" 40 0
fet nfet 766 324 767 325 80 84 "Gnd!" "a_605_155#" 4 0 "a_729_324#" 40 0 "a_729_236#" 40 0
fet nfet 727 324 728 325 80 84 "Gnd!" "pin_p" 4 0 "gnd" 40 0 "a_729_324#" 40 0
subcap "gnd" -5130.49
subcap "a_399_69#" -550.615
subcap "pin_p" -2314.45
subcap "vdd" -679.31
subcap "a_399_69#" -151.751
subcap "o_ca" -51.1495
subcap "w_473_109#" -1305.72
cap "or_tr2_0/nand_tr_0/a_67_n84#" "carr_out" 29.4557
cap "prop_tr1_0/xor_tr1_0/gnd" "or_tr2_0/nand_tr_0/gnd" 378.015
subcap "m1_81_500#" -2004.69
subcap "m1_0_486#" -2733.76
merge "or_tr2_0/x_in2" "o_ca" -31.6395 0 0 -175 -75 0 0 0 0 0 0 0 0 0 0 -145 -86 0 0 0 0 0 0 0 0 0 0
merge "or_tr2_0/nand_tr_0/gnd" "or_tr2_0/gnd" -287.475 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -190 -227 0 0 0 0 0 0 0 0 0 0
merge "or_tr2_0/gnd" "prop_tr1_0/xor_tr1_0/gnd"
merge "prop_tr1_0/xor_tr1_0/gnd" "gnd"
merge "gnd" "m1_384_178#"
merge "prop_tr1_0/pout" "pin_p" 265.712 0 0 0 0 0 0 0 0 0 0 607 0 0 0 -8 -18 0 0 0 0 0 0 0 0 0 0
merge "prop_tr1_0/gout" "or_tr2_0/m1_n70_85#" -47.1285 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -35 -36 0 0 0 0 0 0 0 0 0 0
merge "or_tr2_0/m1_n70_85#" "m1_81_500#"
merge "or_tr2_0/out_or" "m1_484_261#" -31.8468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -28 0 0 0 0 0 0 0 0 0 0
merge "m1_484_261#" "carr_out"
merge "or_tr2_0/vdd" "vdd" -20.0499 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19 -26 0 0 0 0 0 0 0 0 0 0
merge "prop_tr1_0/and_tr1_0/first_0/vdd" "or_tr2_0/first_0/vdd" -62.583 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -30 -53 0 0 0 0 0 0 0 0 0 0
merge "or_tr2_0/first_0/vdd" "m1_0_486#"
