m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Engineering/Third_Year/CMP_2023/First_Term/Arch/Assignment1
vcarrySelectAdder
Z0 !s110 1666996438
!i10b 1
!s100 bOlEon4PYgX>VgLeUBk;00
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
ISlK:ObRLkTAVdW8RFlY6F0
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder
w1666996432
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/carrySelectAdder.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/carrySelectAdder.v
!i122 15
L0 2 42
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1666996438.000000
!s107 D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/carrySelectAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/carrySelectAdder.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
ncarry@select@adder
vcarrySelectAdder_TB
R0
!i10b 1
!s100 fEVz2hAWZZME5_gVgTW4J1
R1
IH[KN^GX<ZN09hKWoJTU2F3
R2
R3
w1666996257
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/carrySelectAdder_TB.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/carrySelectAdder_TB.v
!i122 16
L0 1 27
R4
r1
!s85 0
31
R5
!s107 D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/carrySelectAdder_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/carrySelectAdder_TB.v|
!i113 1
R6
R7
ncarry@select@adder_@t@b
vFullAdder
R0
!i10b 1
!s100 9U;eH==gV`d9az?6=g@L>0
R1
IUL5oQ04R[O@??fYiCCePe3
R2
R3
w1666978751
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/FullAdder.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/FullAdder.v
!i122 17
Z8 L0 1 7
R4
r1
!s85 0
31
R5
!s107 D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/FullAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/FullAdder.v|
!i113 1
R6
R7
n@full@adder
vMux2x1
R0
!i10b 1
!s100 gN_B]GJzeQ29SF=KN3Qg;1
R1
IhG:O0X6336H=LRLOo?S3[1
R2
R3
w1666993946
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/Mux2x1.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/Mux2x1.v
!i122 18
R8
R4
r1
!s85 0
31
R5
!s107 D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/Mux2x1.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/Mux2x1.v|
!i113 1
R6
R7
n@mux2x1
vRCA16
!s110 1666996439
!i10b 1
!s100 bB]]fjCBXT1NG1lh;0Zdb1
R1
IYh?3CcS;EZDI_?V35fa[O3
R2
R3
w1666994941
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/RCA16.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/RCA16.v
!i122 19
L0 2 19
R4
r1
!s85 0
31
!s108 1666996439.000000
!s107 D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/RCA16.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/RCA16.v|
!i113 1
R6
R7
n@r@c@a16
vRCA4
!s110 1666994594
!i10b 1
!s100 ?6]zj5z<=W:Zk8O:P41WC0
R1
IcDGk?0JWL566<V:z@cRSH2
R2
R3
w1666994590
8D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/RCA4.v
FD:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/RCA4.v
!i122 2
L0 1 13
R4
r1
!s85 0
31
!s108 1666994594.000000
!s107 D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/RCA4.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Engineering/Third_Year/CMP_2023/First_Term/VLSI/Project/Project/CarrySelectAdder/RCA4.v|
!i113 1
R6
R7
n@r@c@a4
