Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Dec 21 14:46:17 2025
| Host         : DESKTOP-OVHT03F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RV32I46F5SPSoCTOP_timing_summary_routed.rpt -pb RV32I46F5SPSoCTOP_timing_summary_routed.pb -rpx RV32I46F5SPSoCTOP_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I46F5SPSoCTOP
| Device       : 7a200t-sbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints                                              1024        
TIMING-10  Warning   Missing property on synchronizer                                                                       1           
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.675        0.000                      0                47684        0.077        0.000                      0                47684        4.500        0.000                       0                  6447  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clk_50mhz  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         9.170        0.000                      0                    1        0.262        0.000                      0                    1        4.500        0.000                       0                     2  
  clk_50mhz         0.675        0.000                      0                45963        0.077        0.000                      0                45963        8.950        0.000                       0                  6445  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_50mhz          clk_50mhz               11.950        0.000                      0                 1720        0.471        0.000                      0                 1720  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_50mhz     
(none)        sys_clk_pin   clk_50mhz     
(none)                      sys_clk_pin   
(none)        clk_50mhz     sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_50mhz                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        9.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.170ns  (required time - arrival time)
  Source:                 clk_50mhz_unbuffered_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_50mhz_unbuffered_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.490ns (56.758%)  route 0.373ns (43.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 f  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.373     5.019    clk_50mhz_unbuffered
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.097     5.116 r  clk_50mhz_unbuffered_i_1/O
                         net (fo=1, routed)           0.000     5.116    clk_50mhz_unbuffered_i_1_n_0
    SLICE_X84Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    13.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C
                         clock pessimism              0.258    14.253    
                         clock uncertainty           -0.035    14.217    
    SLICE_X84Y146        FDCE (Setup_fdce_C_D)        0.069    14.286    clk_50mhz_unbuffered_reg
  -------------------------------------------------------------------
                         required time                         14.286    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  9.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_50mhz_unbuffered_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_50mhz_unbuffered_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.667%)  route 0.173ns (45.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 f  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.173     1.848    clk_50mhz_unbuffered
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     1.893 r  clk_50mhz_unbuffered_i_1/O
                         net (fo=1, routed)           0.000     1.893    clk_50mhz_unbuffered_i_1_n_0
    SLICE_X84Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C
                         clock pessimism             -0.518     1.511    
    SLICE_X84Y146        FDCE (Hold_fdce_C_D)         0.120     1.631    clk_50mhz_unbuffered_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y146  clk_50mhz_unbuffered_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y146  clk_50mhz_unbuffered_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y146  clk_50mhz_unbuffered_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y146  clk_50mhz_unbuffered_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y146  clk_50mhz_unbuffered_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50mhz
  To Clock:  clk_50mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/program_counter/pc_reg[9]_rep__3/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        19.146ns  (logic 3.690ns (19.274%)  route 15.456ns (80.726%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=11 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 26.339 - 20.000 ) 
    Source Clock Delay      (SCD):    6.902ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.653     6.902    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X5Y28          FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.341     7.243 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/Q
                         net (fo=128, routed)         1.216     8.459    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/A0
    SLICE_X2Y16          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.280     8.739 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.739    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/OA
    SLICE_X2Y16          MUXF7 (Prop_muxf7_I1_O)      0.160     8.899 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/F7.A/O
                         net (fo=1, routed)           0.000     8.899    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/O1
    SLICE_X2Y16          MUXF8 (Prop_muxf8_I1_O)      0.067     8.966 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/F8/O
                         net (fo=1, routed)           1.045    10.012    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.230    10.242 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_9/O
                         net (fo=1, routed)           0.000    10.242    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_9_n_0
    SLICE_X3Y28          MUXF7 (Prop_muxf7_I1_O)      0.167    10.409 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_4/O
                         net (fo=1, routed)           0.951    11.360    rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_28_28_i_1_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I0_O)        0.229    11.589 r  rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_28_28_i_3/O
                         net (fo=2, routed)           2.397    13.986    rv32i46f_5sp_debug/ex_mem_register/data_memory/written_data20_in[28]
    SLICE_X27Y88         LUT2 (Prop_lut2_I1_O)        0.111    14.097 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_3/O
                         net (fo=1, routed)           0.303    14.400    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.239    14.639 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_2/O
                         net (fo=5, routed)           0.779    15.418    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[28]
    SLICE_X28Y82         LUT6 (Prop_lut6_I1_O)        0.097    15.515 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_125/O
                         net (fo=1, routed)           0.100    15.615    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_125_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I1_O)        0.097    15.712 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_91/O
                         net (fo=1, routed)           0.000    15.712    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_91_n_0
    SLICE_X28Y82         MUXF7 (Prop_muxf7_I0_O)      0.163    15.875 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[30]_i_56/O
                         net (fo=2, routed)           0.411    16.287    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_4
    SLICE_X31Y82         LUT6 (Prop_lut6_I2_O)        0.229    16.516 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_25/O
                         net (fo=107, routed)         1.301    17.816    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_41
    SLICE_X42Y93         LUT3 (Prop_lut3_I0_O)        0.112    17.928 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[9]_i_16/O
                         net (fo=7, routed)           0.738    18.666    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[9]_i_16_n_0
    SLICE_X39Y94         LUT4 (Prop_lut4_I3_O)        0.250    18.916 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_23/O
                         net (fo=1, routed)           0.304    19.220    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_23_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I2_O)        0.239    19.459 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_19/O
                         net (fo=5, routed)           0.749    20.208    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_19_n_0
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.097    20.305 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[0]_i_6/O
                         net (fo=1, routed)           0.718    21.023    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result_reg[0]_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I3_O)        0.097    21.120 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[0]_i_2/O
                         net (fo=6, routed)           0.756    21.876    rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_6_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I3_O)        0.097    21.973 r  rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_9/O
                         net (fo=1, routed)           0.294    22.267    rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_9_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.097    22.364 r  rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_6/O
                         net (fo=2, routed)           0.888    23.252    rv32i46f_5sp_debug/id_ex_register/pc[0]_i_2_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I4_O)        0.097    23.349 r  rv32i46f_5sp_debug/id_ex_register/pc[31]_i_7/O
                         net (fo=32, routed)          0.694    24.043    rv32i46f_5sp_debug/id_ex_register/pc[31]_i_7_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.097    24.140 r  rv32i46f_5sp_debug/id_ex_register/pc[9]_i_2/O
                         net (fo=13, routed)          1.393    25.533    rv32i46f_5sp_debug/id_ex_register/pc[9]_i_2_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.097    25.630 r  rv32i46f_5sp_debug/id_ex_register/pc[9]_rep__3_i_1/O
                         net (fo=1, routed)           0.417    26.048    rv32i46f_5sp_debug/program_counter/pc_reg[9]_rep__3_1
    SLICE_X30Y45         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[9]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.487    26.339    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X30Y45         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[9]_rep__3/C
                         clock pessimism              0.468    26.807    
                         clock uncertainty           -0.035    26.771    
    SLICE_X30Y45         FDCE (Setup_fdce_C_D)       -0.049    26.722    rv32i46f_5sp_debug/program_counter/pc_reg[9]_rep__3
  -------------------------------------------------------------------
                         required time                         26.722    
                         arrival time                         -26.048    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/program_counter/pc_reg[9]_rep__4/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        19.132ns  (logic 3.690ns (19.288%)  route 15.442ns (80.712%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=11 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 26.338 - 20.000 ) 
    Source Clock Delay      (SCD):    6.902ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.653     6.902    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X5Y28          FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.341     7.243 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/Q
                         net (fo=128, routed)         1.216     8.459    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/A0
    SLICE_X2Y16          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.280     8.739 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.739    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/OA
    SLICE_X2Y16          MUXF7 (Prop_muxf7_I1_O)      0.160     8.899 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/F7.A/O
                         net (fo=1, routed)           0.000     8.899    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/O1
    SLICE_X2Y16          MUXF8 (Prop_muxf8_I1_O)      0.067     8.966 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/F8/O
                         net (fo=1, routed)           1.045    10.012    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.230    10.242 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_9/O
                         net (fo=1, routed)           0.000    10.242    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_9_n_0
    SLICE_X3Y28          MUXF7 (Prop_muxf7_I1_O)      0.167    10.409 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_4/O
                         net (fo=1, routed)           0.951    11.360    rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_28_28_i_1_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I0_O)        0.229    11.589 r  rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_28_28_i_3/O
                         net (fo=2, routed)           2.397    13.986    rv32i46f_5sp_debug/ex_mem_register/data_memory/written_data20_in[28]
    SLICE_X27Y88         LUT2 (Prop_lut2_I1_O)        0.111    14.097 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_3/O
                         net (fo=1, routed)           0.303    14.400    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.239    14.639 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_2/O
                         net (fo=5, routed)           0.779    15.418    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[28]
    SLICE_X28Y82         LUT6 (Prop_lut6_I1_O)        0.097    15.515 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_125/O
                         net (fo=1, routed)           0.100    15.615    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_125_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I1_O)        0.097    15.712 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_91/O
                         net (fo=1, routed)           0.000    15.712    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_91_n_0
    SLICE_X28Y82         MUXF7 (Prop_muxf7_I0_O)      0.163    15.875 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[30]_i_56/O
                         net (fo=2, routed)           0.411    16.287    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_4
    SLICE_X31Y82         LUT6 (Prop_lut6_I2_O)        0.229    16.516 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_25/O
                         net (fo=107, routed)         1.301    17.816    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_41
    SLICE_X42Y93         LUT3 (Prop_lut3_I0_O)        0.112    17.928 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[9]_i_16/O
                         net (fo=7, routed)           0.738    18.666    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[9]_i_16_n_0
    SLICE_X39Y94         LUT4 (Prop_lut4_I3_O)        0.250    18.916 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_23/O
                         net (fo=1, routed)           0.304    19.220    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_23_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I2_O)        0.239    19.459 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_19/O
                         net (fo=5, routed)           0.749    20.208    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_19_n_0
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.097    20.305 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[0]_i_6/O
                         net (fo=1, routed)           0.718    21.023    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result_reg[0]_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I3_O)        0.097    21.120 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[0]_i_2/O
                         net (fo=6, routed)           0.756    21.876    rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_6_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I3_O)        0.097    21.973 r  rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_9/O
                         net (fo=1, routed)           0.294    22.267    rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_9_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.097    22.364 r  rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_6/O
                         net (fo=2, routed)           0.888    23.252    rv32i46f_5sp_debug/id_ex_register/pc[0]_i_2_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I4_O)        0.097    23.349 r  rv32i46f_5sp_debug/id_ex_register/pc[31]_i_7/O
                         net (fo=32, routed)          0.694    24.043    rv32i46f_5sp_debug/id_ex_register/pc[31]_i_7_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.097    24.140 r  rv32i46f_5sp_debug/id_ex_register/pc[9]_i_2/O
                         net (fo=13, routed)          1.797    25.937    rv32i46f_5sp_debug/id_ex_register/pc[9]_i_2_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I3_O)        0.097    26.034 r  rv32i46f_5sp_debug/id_ex_register/pc[9]_rep__4_i_1/O
                         net (fo=1, routed)           0.000    26.034    rv32i46f_5sp_debug/program_counter/pc_reg[9]_rep__4_1
    SLICE_X32Y43         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[9]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.486    26.338    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X32Y43         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[9]_rep__4/C
                         clock pessimism              0.468    26.806    
                         clock uncertainty           -0.035    26.770    
    SLICE_X32Y43         FDCE (Setup_fdce_C_D)        0.032    26.802    rv32i46f_5sp_debug/program_counter/pc_reg[9]_rep__4
  -------------------------------------------------------------------
                         required time                         26.802    
                         arrival time                         -26.034    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/program_counter/pc_reg[10]_rep__10/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        19.013ns  (logic 3.690ns (19.409%)  route 15.322ns (80.591%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=11 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.331ns = ( 26.331 - 20.000 ) 
    Source Clock Delay      (SCD):    6.902ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.653     6.902    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X5Y28          FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.341     7.243 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/Q
                         net (fo=128, routed)         1.216     8.459    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/A0
    SLICE_X2Y16          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.280     8.739 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.739    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/OA
    SLICE_X2Y16          MUXF7 (Prop_muxf7_I1_O)      0.160     8.899 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/F7.A/O
                         net (fo=1, routed)           0.000     8.899    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/O1
    SLICE_X2Y16          MUXF8 (Prop_muxf8_I1_O)      0.067     8.966 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/F8/O
                         net (fo=1, routed)           1.045    10.012    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.230    10.242 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_9/O
                         net (fo=1, routed)           0.000    10.242    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_9_n_0
    SLICE_X3Y28          MUXF7 (Prop_muxf7_I1_O)      0.167    10.409 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_4/O
                         net (fo=1, routed)           0.951    11.360    rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_28_28_i_1_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I0_O)        0.229    11.589 r  rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_28_28_i_3/O
                         net (fo=2, routed)           2.397    13.986    rv32i46f_5sp_debug/ex_mem_register/data_memory/written_data20_in[28]
    SLICE_X27Y88         LUT2 (Prop_lut2_I1_O)        0.111    14.097 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_3/O
                         net (fo=1, routed)           0.303    14.400    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.239    14.639 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_2/O
                         net (fo=5, routed)           0.779    15.418    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[28]
    SLICE_X28Y82         LUT6 (Prop_lut6_I1_O)        0.097    15.515 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_125/O
                         net (fo=1, routed)           0.100    15.615    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_125_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I1_O)        0.097    15.712 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_91/O
                         net (fo=1, routed)           0.000    15.712    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_91_n_0
    SLICE_X28Y82         MUXF7 (Prop_muxf7_I0_O)      0.163    15.875 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[30]_i_56/O
                         net (fo=2, routed)           0.411    16.287    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_4
    SLICE_X31Y82         LUT6 (Prop_lut6_I2_O)        0.229    16.516 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_25/O
                         net (fo=107, routed)         1.301    17.816    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_41
    SLICE_X42Y93         LUT3 (Prop_lut3_I0_O)        0.112    17.928 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[9]_i_16/O
                         net (fo=7, routed)           0.738    18.666    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[9]_i_16_n_0
    SLICE_X39Y94         LUT4 (Prop_lut4_I3_O)        0.250    18.916 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_23/O
                         net (fo=1, routed)           0.304    19.220    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_23_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I2_O)        0.239    19.459 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_19/O
                         net (fo=5, routed)           0.749    20.208    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_19_n_0
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.097    20.305 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[0]_i_6/O
                         net (fo=1, routed)           0.718    21.023    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result_reg[0]_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I3_O)        0.097    21.120 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[0]_i_2/O
                         net (fo=6, routed)           0.756    21.876    rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_6_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I3_O)        0.097    21.973 r  rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_9/O
                         net (fo=1, routed)           0.294    22.267    rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_9_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.097    22.364 r  rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_6/O
                         net (fo=2, routed)           0.888    23.252    rv32i46f_5sp_debug/id_ex_register/pc[0]_i_2_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I4_O)        0.097    23.349 r  rv32i46f_5sp_debug/id_ex_register/pc[31]_i_7/O
                         net (fo=32, routed)          0.740    24.089    rv32i46f_5sp_debug/id_ex_register/pc[31]_i_7_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I4_O)        0.097    24.186 r  rv32i46f_5sp_debug/id_ex_register/pc[10]_i_2/O
                         net (fo=15, routed)          1.392    25.577    rv32i46f_5sp_debug/id_ex_register/pc[10]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I3_O)        0.097    25.674 r  rv32i46f_5sp_debug/id_ex_register/pc[10]_rep__10_i_1/O
                         net (fo=1, routed)           0.240    25.914    rv32i46f_5sp_debug/program_counter/pc_reg[10]_rep__10_1
    SLICE_X41Y41         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[10]_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.479    26.331    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X41Y41         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[10]_rep__10/C
                         clock pessimism              0.468    26.799    
                         clock uncertainty           -0.035    26.763    
    SLICE_X41Y41         FDCE (Setup_fdce_C_D)       -0.049    26.714    rv32i46f_5sp_debug/program_counter/pc_reg[10]_rep__10
  -------------------------------------------------------------------
                         required time                         26.714    
                         arrival time                         -25.914    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/if_id_register/ID_pc_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.709ns  (logic 3.676ns (19.649%)  route 15.033ns (80.351%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.196ns = ( 26.196 - 20.000 ) 
    Source Clock Delay      (SCD):    6.902ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.653     6.902    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X5Y28          FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.341     7.243 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/Q
                         net (fo=128, routed)         1.216     8.459    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/A0
    SLICE_X2Y16          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.280     8.739 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.739    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/OA
    SLICE_X2Y16          MUXF7 (Prop_muxf7_I1_O)      0.160     8.899 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/F7.A/O
                         net (fo=1, routed)           0.000     8.899    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/O1
    SLICE_X2Y16          MUXF8 (Prop_muxf8_I1_O)      0.067     8.966 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/F8/O
                         net (fo=1, routed)           1.045    10.012    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.230    10.242 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_9/O
                         net (fo=1, routed)           0.000    10.242    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_9_n_0
    SLICE_X3Y28          MUXF7 (Prop_muxf7_I1_O)      0.167    10.409 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_4/O
                         net (fo=1, routed)           0.951    11.360    rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_28_28_i_1_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I0_O)        0.229    11.589 r  rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_28_28_i_3/O
                         net (fo=2, routed)           2.397    13.986    rv32i46f_5sp_debug/ex_mem_register/data_memory/written_data20_in[28]
    SLICE_X27Y88         LUT2 (Prop_lut2_I1_O)        0.111    14.097 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_3/O
                         net (fo=1, routed)           0.303    14.400    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.239    14.639 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_2/O
                         net (fo=5, routed)           0.779    15.418    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[28]
    SLICE_X28Y82         LUT6 (Prop_lut6_I1_O)        0.097    15.515 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_125/O
                         net (fo=1, routed)           0.100    15.615    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_125_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I1_O)        0.097    15.712 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_91/O
                         net (fo=1, routed)           0.000    15.712    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_91_n_0
    SLICE_X28Y82         MUXF7 (Prop_muxf7_I0_O)      0.163    15.875 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[30]_i_56/O
                         net (fo=2, routed)           0.411    16.287    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_4
    SLICE_X31Y82         LUT6 (Prop_lut6_I2_O)        0.229    16.516 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_25/O
                         net (fo=107, routed)         1.150    17.665    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_41
    SLICE_X42Y96         LUT2 (Prop_lut2_I1_O)        0.097    17.762 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[13]_i_22/O
                         net (fo=17, routed)          0.912    18.674    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[13]_i_22_n_0
    SLICE_X45Y93         LUT4 (Prop_lut4_I1_O)        0.097    18.771 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[20]_i_23/O
                         net (fo=4, routed)           0.483    19.255    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[20]_i_23_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I3_O)        0.247    19.502 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[16]_i_13/O
                         net (fo=4, routed)           0.737    20.238    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[16]_i_13_n_0
    SLICE_X54Y94         LUT3 (Prop_lut3_I2_O)        0.101    20.339 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_12/O
                         net (fo=1, routed)           0.488    20.827    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_12_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.239    21.066 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_5/O
                         net (fo=1, routed)           0.503    21.570    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result_reg[17]
    SLICE_X50Y91         LUT5 (Prop_lut5_I3_O)        0.097    21.667 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[17]_i_2/O
                         net (fo=3, routed)           0.587    22.254    rv32i46f_5sp_debug/id_ex_register/EX_opcode_reg[4]_22
    SLICE_X49Y89         LUT6 (Prop_lut6_I1_O)        0.097    22.351 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_20/O
                         net (fo=2, routed)           0.854    23.204    rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_20_n_0
    SLICE_X42Y90         LUT6 (Prop_lut6_I5_O)        0.097    23.301 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_10/O
                         net (fo=2, routed)           0.532    23.834    rv32i46f_5sp_debug/id_ex_register/alu_zero
    SLICE_X48Y80         LUT6 (Prop_lut6_I4_O)        0.097    23.931 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_5/O
                         net (fo=97, routed)          0.605    24.536    rv32i46f_5sp_debug/trap_controller/branch_prediction_miss
    SLICE_X48Y74         LUT6 (Prop_lut6_I3_O)        0.097    24.633 r  rv32i46f_5sp_debug/trap_controller/ID_pc[31]_i_1/O
                         net (fo=96, routed)          0.978    25.611    rv32i46f_5sp_debug/if_id_register/E[0]
    SLICE_X38Y71         FDCE                                         r  rv32i46f_5sp_debug/if_id_register/ID_pc_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.345    26.196    rv32i46f_5sp_debug/if_id_register/clk_50mhz
    SLICE_X38Y71         FDCE                                         r  rv32i46f_5sp_debug/if_id_register/ID_pc_reg[10]/C
                         clock pessimism              0.408    26.604    
                         clock uncertainty           -0.035    26.569    
    SLICE_X38Y71         FDCE (Setup_fdce_C_CE)      -0.150    26.419    rv32i46f_5sp_debug/if_id_register/ID_pc_reg[10]
  -------------------------------------------------------------------
                         required time                         26.419    
                         arrival time                         -25.611    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.716ns  (logic 3.690ns (19.716%)  route 15.026ns (80.284%))
  Logic Levels:           22  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.209ns = ( 26.209 - 20.000 ) 
    Source Clock Delay      (SCD):    6.902ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.653     6.902    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X5Y28          FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.341     7.243 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/Q
                         net (fo=128, routed)         1.216     8.459    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/A0
    SLICE_X2Y16          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.280     8.739 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.739    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/OA
    SLICE_X2Y16          MUXF7 (Prop_muxf7_I1_O)      0.160     8.899 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/F7.A/O
                         net (fo=1, routed)           0.000     8.899    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/O1
    SLICE_X2Y16          MUXF8 (Prop_muxf8_I1_O)      0.067     8.966 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/F8/O
                         net (fo=1, routed)           1.045    10.012    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.230    10.242 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_9/O
                         net (fo=1, routed)           0.000    10.242    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_9_n_0
    SLICE_X3Y28          MUXF7 (Prop_muxf7_I1_O)      0.167    10.409 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_4/O
                         net (fo=1, routed)           0.951    11.360    rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_28_28_i_1_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I0_O)        0.229    11.589 r  rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_28_28_i_3/O
                         net (fo=2, routed)           2.397    13.986    rv32i46f_5sp_debug/ex_mem_register/data_memory/written_data20_in[28]
    SLICE_X27Y88         LUT2 (Prop_lut2_I1_O)        0.111    14.097 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_3/O
                         net (fo=1, routed)           0.303    14.400    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.239    14.639 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_2/O
                         net (fo=5, routed)           0.779    15.418    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[28]
    SLICE_X28Y82         LUT6 (Prop_lut6_I1_O)        0.097    15.515 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_125/O
                         net (fo=1, routed)           0.100    15.615    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_125_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I1_O)        0.097    15.712 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_91/O
                         net (fo=1, routed)           0.000    15.712    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_91_n_0
    SLICE_X28Y82         MUXF7 (Prop_muxf7_I0_O)      0.163    15.875 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[30]_i_56/O
                         net (fo=2, routed)           0.411    16.287    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_4
    SLICE_X31Y82         LUT6 (Prop_lut6_I2_O)        0.229    16.516 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_25/O
                         net (fo=107, routed)         1.301    17.816    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_41
    SLICE_X42Y93         LUT3 (Prop_lut3_I0_O)        0.112    17.928 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[9]_i_16/O
                         net (fo=7, routed)           0.738    18.666    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[9]_i_16_n_0
    SLICE_X39Y94         LUT4 (Prop_lut4_I3_O)        0.250    18.916 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_23/O
                         net (fo=1, routed)           0.304    19.220    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_23_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I2_O)        0.239    19.459 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_19/O
                         net (fo=5, routed)           0.749    20.208    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_19_n_0
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.097    20.305 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[0]_i_6/O
                         net (fo=1, routed)           0.718    21.023    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result_reg[0]_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I3_O)        0.097    21.120 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[0]_i_2/O
                         net (fo=6, routed)           0.756    21.876    rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_6_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I3_O)        0.097    21.973 r  rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_9/O
                         net (fo=1, routed)           0.294    22.267    rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_9_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.097    22.364 r  rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_6/O
                         net (fo=2, routed)           1.025    23.389    rv32i46f_5sp_debug/id_ex_register/pc[0]_i_2_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I1_O)        0.097    23.486 r  rv32i46f_5sp_debug/id_ex_register/EX_pc[31]_i_5/O
                         net (fo=3, routed)           0.203    23.689    rv32i46f_5sp_debug/id_ex_register/branch_logic/branch_prediction_miss0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.097    23.786 r  rv32i46f_5sp_debug/id_ex_register/EX_pc[31]_i_3/O
                         net (fo=51, routed)          0.647    24.433    rv32i46f_5sp_debug/trap_controller/ID_EX_flush
    SLICE_X47Y74         LUT3 (Prop_lut3_I2_O)        0.097    24.530 r  rv32i46f_5sp_debug/trap_controller/EX_pc[31]_i_1/O
                         net (fo=272, routed)         1.088    25.618    rv32i46f_5sp_debug/id_ex_register/E[0]
    SLICE_X29Y83         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.358    26.209    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X29Y83         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[7]/C
                         clock pessimism              0.408    26.617    
                         clock uncertainty           -0.035    26.582    
    SLICE_X29Y83         FDCE (Setup_fdce_C_CE)      -0.150    26.432    rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[7]
  -------------------------------------------------------------------
                         required time                         26.432    
                         arrival time                         -25.618    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.716ns  (logic 3.690ns (19.716%)  route 15.026ns (80.284%))
  Logic Levels:           22  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.209ns = ( 26.209 - 20.000 ) 
    Source Clock Delay      (SCD):    6.902ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.653     6.902    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X5Y28          FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.341     7.243 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/Q
                         net (fo=128, routed)         1.216     8.459    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/A0
    SLICE_X2Y16          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.280     8.739 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.739    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/OA
    SLICE_X2Y16          MUXF7 (Prop_muxf7_I1_O)      0.160     8.899 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/F7.A/O
                         net (fo=1, routed)           0.000     8.899    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/O1
    SLICE_X2Y16          MUXF8 (Prop_muxf8_I1_O)      0.067     8.966 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/F8/O
                         net (fo=1, routed)           1.045    10.012    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.230    10.242 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_9/O
                         net (fo=1, routed)           0.000    10.242    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_9_n_0
    SLICE_X3Y28          MUXF7 (Prop_muxf7_I1_O)      0.167    10.409 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_4/O
                         net (fo=1, routed)           0.951    11.360    rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_28_28_i_1_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I0_O)        0.229    11.589 r  rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_28_28_i_3/O
                         net (fo=2, routed)           2.397    13.986    rv32i46f_5sp_debug/ex_mem_register/data_memory/written_data20_in[28]
    SLICE_X27Y88         LUT2 (Prop_lut2_I1_O)        0.111    14.097 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_3/O
                         net (fo=1, routed)           0.303    14.400    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.239    14.639 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_2/O
                         net (fo=5, routed)           0.779    15.418    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[28]
    SLICE_X28Y82         LUT6 (Prop_lut6_I1_O)        0.097    15.515 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_125/O
                         net (fo=1, routed)           0.100    15.615    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_125_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I1_O)        0.097    15.712 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_91/O
                         net (fo=1, routed)           0.000    15.712    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_91_n_0
    SLICE_X28Y82         MUXF7 (Prop_muxf7_I0_O)      0.163    15.875 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[30]_i_56/O
                         net (fo=2, routed)           0.411    16.287    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_4
    SLICE_X31Y82         LUT6 (Prop_lut6_I2_O)        0.229    16.516 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_25/O
                         net (fo=107, routed)         1.301    17.816    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_41
    SLICE_X42Y93         LUT3 (Prop_lut3_I0_O)        0.112    17.928 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[9]_i_16/O
                         net (fo=7, routed)           0.738    18.666    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[9]_i_16_n_0
    SLICE_X39Y94         LUT4 (Prop_lut4_I3_O)        0.250    18.916 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_23/O
                         net (fo=1, routed)           0.304    19.220    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_23_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I2_O)        0.239    19.459 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_19/O
                         net (fo=5, routed)           0.749    20.208    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_19_n_0
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.097    20.305 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[0]_i_6/O
                         net (fo=1, routed)           0.718    21.023    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result_reg[0]_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I3_O)        0.097    21.120 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[0]_i_2/O
                         net (fo=6, routed)           0.756    21.876    rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_6_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I3_O)        0.097    21.973 r  rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_9/O
                         net (fo=1, routed)           0.294    22.267    rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_9_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.097    22.364 r  rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_6/O
                         net (fo=2, routed)           1.025    23.389    rv32i46f_5sp_debug/id_ex_register/pc[0]_i_2_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I1_O)        0.097    23.486 r  rv32i46f_5sp_debug/id_ex_register/EX_pc[31]_i_5/O
                         net (fo=3, routed)           0.203    23.689    rv32i46f_5sp_debug/id_ex_register/branch_logic/branch_prediction_miss0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.097    23.786 r  rv32i46f_5sp_debug/id_ex_register/EX_pc[31]_i_3/O
                         net (fo=51, routed)          0.647    24.433    rv32i46f_5sp_debug/trap_controller/ID_EX_flush
    SLICE_X47Y74         LUT3 (Prop_lut3_I2_O)        0.097    24.530 r  rv32i46f_5sp_debug/trap_controller/EX_pc[31]_i_1/O
                         net (fo=272, routed)         1.088    25.618    rv32i46f_5sp_debug/id_ex_register/E[0]
    SLICE_X29Y83         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.358    26.209    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X29Y83         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[8]/C
                         clock pessimism              0.408    26.617    
                         clock uncertainty           -0.035    26.582    
    SLICE_X29Y83         FDCE (Setup_fdce_C_CE)      -0.150    26.432    rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[8]
  -------------------------------------------------------------------
                         required time                         26.432    
                         arrival time                         -25.618    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.666ns  (logic 3.690ns (19.769%)  route 14.976ns (80.231%))
  Logic Levels:           22  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.205ns = ( 26.205 - 20.000 ) 
    Source Clock Delay      (SCD):    6.902ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.653     6.902    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X5Y28          FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.341     7.243 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/Q
                         net (fo=128, routed)         1.216     8.459    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/A0
    SLICE_X2Y16          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.280     8.739 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.739    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/OA
    SLICE_X2Y16          MUXF7 (Prop_muxf7_I1_O)      0.160     8.899 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/F7.A/O
                         net (fo=1, routed)           0.000     8.899    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/O1
    SLICE_X2Y16          MUXF8 (Prop_muxf8_I1_O)      0.067     8.966 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/F8/O
                         net (fo=1, routed)           1.045    10.012    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.230    10.242 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_9/O
                         net (fo=1, routed)           0.000    10.242    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_9_n_0
    SLICE_X3Y28          MUXF7 (Prop_muxf7_I1_O)      0.167    10.409 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_4/O
                         net (fo=1, routed)           0.951    11.360    rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_28_28_i_1_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I0_O)        0.229    11.589 r  rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_28_28_i_3/O
                         net (fo=2, routed)           2.397    13.986    rv32i46f_5sp_debug/ex_mem_register/data_memory/written_data20_in[28]
    SLICE_X27Y88         LUT2 (Prop_lut2_I1_O)        0.111    14.097 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_3/O
                         net (fo=1, routed)           0.303    14.400    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.239    14.639 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_2/O
                         net (fo=5, routed)           0.779    15.418    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[28]
    SLICE_X28Y82         LUT6 (Prop_lut6_I1_O)        0.097    15.515 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_125/O
                         net (fo=1, routed)           0.100    15.615    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_125_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I1_O)        0.097    15.712 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_91/O
                         net (fo=1, routed)           0.000    15.712    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_91_n_0
    SLICE_X28Y82         MUXF7 (Prop_muxf7_I0_O)      0.163    15.875 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[30]_i_56/O
                         net (fo=2, routed)           0.411    16.287    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_4
    SLICE_X31Y82         LUT6 (Prop_lut6_I2_O)        0.229    16.516 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_25/O
                         net (fo=107, routed)         1.301    17.816    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_41
    SLICE_X42Y93         LUT3 (Prop_lut3_I0_O)        0.112    17.928 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[9]_i_16/O
                         net (fo=7, routed)           0.738    18.666    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[9]_i_16_n_0
    SLICE_X39Y94         LUT4 (Prop_lut4_I3_O)        0.250    18.916 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_23/O
                         net (fo=1, routed)           0.304    19.220    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_23_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I2_O)        0.239    19.459 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_19/O
                         net (fo=5, routed)           0.749    20.208    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_19_n_0
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.097    20.305 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[0]_i_6/O
                         net (fo=1, routed)           0.718    21.023    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result_reg[0]_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I3_O)        0.097    21.120 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[0]_i_2/O
                         net (fo=6, routed)           0.756    21.876    rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_6_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I3_O)        0.097    21.973 r  rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_9/O
                         net (fo=1, routed)           0.294    22.267    rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_9_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.097    22.364 r  rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_6/O
                         net (fo=2, routed)           1.025    23.389    rv32i46f_5sp_debug/id_ex_register/pc[0]_i_2_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I1_O)        0.097    23.486 r  rv32i46f_5sp_debug/id_ex_register/EX_pc[31]_i_5/O
                         net (fo=3, routed)           0.203    23.689    rv32i46f_5sp_debug/id_ex_register/branch_logic/branch_prediction_miss0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.097    23.786 r  rv32i46f_5sp_debug/id_ex_register/EX_pc[31]_i_3/O
                         net (fo=51, routed)          0.647    24.433    rv32i46f_5sp_debug/trap_controller/ID_EX_flush
    SLICE_X47Y74         LUT3 (Prop_lut3_I2_O)        0.097    24.530 r  rv32i46f_5sp_debug/trap_controller/EX_pc[31]_i_1/O
                         net (fo=272, routed)         1.037    25.568    rv32i46f_5sp_debug/id_ex_register/E[0]
    SLICE_X29Y79         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.354    26.205    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X29Y79         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[10]/C
                         clock pessimism              0.408    26.613    
                         clock uncertainty           -0.035    26.578    
    SLICE_X29Y79         FDCE (Setup_fdce_C_CE)      -0.150    26.428    rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[10]
  -------------------------------------------------------------------
                         required time                         26.428    
                         arrival time                         -25.568    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.666ns  (logic 3.690ns (19.769%)  route 14.976ns (80.231%))
  Logic Levels:           22  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.205ns = ( 26.205 - 20.000 ) 
    Source Clock Delay      (SCD):    6.902ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.653     6.902    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X5Y28          FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.341     7.243 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/Q
                         net (fo=128, routed)         1.216     8.459    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/A0
    SLICE_X2Y16          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.280     8.739 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.739    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/OA
    SLICE_X2Y16          MUXF7 (Prop_muxf7_I1_O)      0.160     8.899 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/F7.A/O
                         net (fo=1, routed)           0.000     8.899    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/O1
    SLICE_X2Y16          MUXF8 (Prop_muxf8_I1_O)      0.067     8.966 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/F8/O
                         net (fo=1, routed)           1.045    10.012    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.230    10.242 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_9/O
                         net (fo=1, routed)           0.000    10.242    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_9_n_0
    SLICE_X3Y28          MUXF7 (Prop_muxf7_I1_O)      0.167    10.409 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_4/O
                         net (fo=1, routed)           0.951    11.360    rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_28_28_i_1_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I0_O)        0.229    11.589 r  rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_28_28_i_3/O
                         net (fo=2, routed)           2.397    13.986    rv32i46f_5sp_debug/ex_mem_register/data_memory/written_data20_in[28]
    SLICE_X27Y88         LUT2 (Prop_lut2_I1_O)        0.111    14.097 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_3/O
                         net (fo=1, routed)           0.303    14.400    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.239    14.639 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_2/O
                         net (fo=5, routed)           0.779    15.418    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[28]
    SLICE_X28Y82         LUT6 (Prop_lut6_I1_O)        0.097    15.515 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_125/O
                         net (fo=1, routed)           0.100    15.615    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_125_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I1_O)        0.097    15.712 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_91/O
                         net (fo=1, routed)           0.000    15.712    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_91_n_0
    SLICE_X28Y82         MUXF7 (Prop_muxf7_I0_O)      0.163    15.875 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[30]_i_56/O
                         net (fo=2, routed)           0.411    16.287    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_4
    SLICE_X31Y82         LUT6 (Prop_lut6_I2_O)        0.229    16.516 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_25/O
                         net (fo=107, routed)         1.301    17.816    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_41
    SLICE_X42Y93         LUT3 (Prop_lut3_I0_O)        0.112    17.928 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[9]_i_16/O
                         net (fo=7, routed)           0.738    18.666    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[9]_i_16_n_0
    SLICE_X39Y94         LUT4 (Prop_lut4_I3_O)        0.250    18.916 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_23/O
                         net (fo=1, routed)           0.304    19.220    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_23_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I2_O)        0.239    19.459 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_19/O
                         net (fo=5, routed)           0.749    20.208    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_19_n_0
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.097    20.305 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[0]_i_6/O
                         net (fo=1, routed)           0.718    21.023    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result_reg[0]_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I3_O)        0.097    21.120 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[0]_i_2/O
                         net (fo=6, routed)           0.756    21.876    rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_6_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I3_O)        0.097    21.973 r  rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_9/O
                         net (fo=1, routed)           0.294    22.267    rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_9_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.097    22.364 r  rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_6/O
                         net (fo=2, routed)           1.025    23.389    rv32i46f_5sp_debug/id_ex_register/pc[0]_i_2_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I1_O)        0.097    23.486 r  rv32i46f_5sp_debug/id_ex_register/EX_pc[31]_i_5/O
                         net (fo=3, routed)           0.203    23.689    rv32i46f_5sp_debug/id_ex_register/branch_logic/branch_prediction_miss0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.097    23.786 r  rv32i46f_5sp_debug/id_ex_register/EX_pc[31]_i_3/O
                         net (fo=51, routed)          0.647    24.433    rv32i46f_5sp_debug/trap_controller/ID_EX_flush
    SLICE_X47Y74         LUT3 (Prop_lut3_I2_O)        0.097    24.530 r  rv32i46f_5sp_debug/trap_controller/EX_pc[31]_i_1/O
                         net (fo=272, routed)         1.037    25.568    rv32i46f_5sp_debug/id_ex_register/E[0]
    SLICE_X29Y79         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.354    26.205    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X29Y79         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[3]/C
                         clock pessimism              0.408    26.613    
                         clock uncertainty           -0.035    26.578    
    SLICE_X29Y79         FDCE (Setup_fdce_C_CE)      -0.150    26.428    rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[3]
  -------------------------------------------------------------------
                         required time                         26.428    
                         arrival time                         -25.568    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.666ns  (logic 3.690ns (19.769%)  route 14.976ns (80.231%))
  Logic Levels:           22  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.205ns = ( 26.205 - 20.000 ) 
    Source Clock Delay      (SCD):    6.902ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.653     6.902    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X5Y28          FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.341     7.243 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/Q
                         net (fo=128, routed)         1.216     8.459    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/A0
    SLICE_X2Y16          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.280     8.739 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.739    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/OA
    SLICE_X2Y16          MUXF7 (Prop_muxf7_I1_O)      0.160     8.899 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/F7.A/O
                         net (fo=1, routed)           0.000     8.899    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/O1
    SLICE_X2Y16          MUXF8 (Prop_muxf8_I1_O)      0.067     8.966 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/F8/O
                         net (fo=1, routed)           1.045    10.012    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.230    10.242 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_9/O
                         net (fo=1, routed)           0.000    10.242    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_9_n_0
    SLICE_X3Y28          MUXF7 (Prop_muxf7_I1_O)      0.167    10.409 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_4/O
                         net (fo=1, routed)           0.951    11.360    rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_28_28_i_1_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I0_O)        0.229    11.589 r  rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_28_28_i_3/O
                         net (fo=2, routed)           2.397    13.986    rv32i46f_5sp_debug/ex_mem_register/data_memory/written_data20_in[28]
    SLICE_X27Y88         LUT2 (Prop_lut2_I1_O)        0.111    14.097 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_3/O
                         net (fo=1, routed)           0.303    14.400    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.239    14.639 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_2/O
                         net (fo=5, routed)           0.779    15.418    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[28]
    SLICE_X28Y82         LUT6 (Prop_lut6_I1_O)        0.097    15.515 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_125/O
                         net (fo=1, routed)           0.100    15.615    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_125_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I1_O)        0.097    15.712 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_91/O
                         net (fo=1, routed)           0.000    15.712    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_91_n_0
    SLICE_X28Y82         MUXF7 (Prop_muxf7_I0_O)      0.163    15.875 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[30]_i_56/O
                         net (fo=2, routed)           0.411    16.287    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_4
    SLICE_X31Y82         LUT6 (Prop_lut6_I2_O)        0.229    16.516 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_25/O
                         net (fo=107, routed)         1.301    17.816    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_41
    SLICE_X42Y93         LUT3 (Prop_lut3_I0_O)        0.112    17.928 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[9]_i_16/O
                         net (fo=7, routed)           0.738    18.666    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[9]_i_16_n_0
    SLICE_X39Y94         LUT4 (Prop_lut4_I3_O)        0.250    18.916 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_23/O
                         net (fo=1, routed)           0.304    19.220    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_23_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I2_O)        0.239    19.459 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_19/O
                         net (fo=5, routed)           0.749    20.208    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_19_n_0
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.097    20.305 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[0]_i_6/O
                         net (fo=1, routed)           0.718    21.023    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result_reg[0]_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I3_O)        0.097    21.120 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[0]_i_2/O
                         net (fo=6, routed)           0.756    21.876    rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_6_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I3_O)        0.097    21.973 r  rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_9/O
                         net (fo=1, routed)           0.294    22.267    rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_9_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.097    22.364 r  rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_6/O
                         net (fo=2, routed)           1.025    23.389    rv32i46f_5sp_debug/id_ex_register/pc[0]_i_2_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I1_O)        0.097    23.486 r  rv32i46f_5sp_debug/id_ex_register/EX_pc[31]_i_5/O
                         net (fo=3, routed)           0.203    23.689    rv32i46f_5sp_debug/id_ex_register/branch_logic/branch_prediction_miss0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.097    23.786 r  rv32i46f_5sp_debug/id_ex_register/EX_pc[31]_i_3/O
                         net (fo=51, routed)          0.647    24.433    rv32i46f_5sp_debug/trap_controller/ID_EX_flush
    SLICE_X47Y74         LUT3 (Prop_lut3_I2_O)        0.097    24.530 r  rv32i46f_5sp_debug/trap_controller/EX_pc[31]_i_1/O
                         net (fo=272, routed)         1.037    25.568    rv32i46f_5sp_debug/id_ex_register/E[0]
    SLICE_X29Y79         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.354    26.205    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X29Y79         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[4]/C
                         clock pessimism              0.408    26.613    
                         clock uncertainty           -0.035    26.578    
    SLICE_X29Y79         FDCE (Setup_fdce_C_CE)      -0.150    26.428    rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         26.428    
                         arrival time                         -25.568    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        18.666ns  (logic 3.690ns (19.769%)  route 14.976ns (80.231%))
  Logic Levels:           22  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.205ns = ( 26.205 - 20.000 ) 
    Source Clock Delay      (SCD):    6.902ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.653     6.902    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X5Y28          FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.341     7.243 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__27/Q
                         net (fo=128, routed)         1.216     8.459    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/A0
    SLICE_X2Y16          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.280     8.739 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.739    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/OA
    SLICE_X2Y16          MUXF7 (Prop_muxf7_I1_O)      0.160     8.899 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/F7.A/O
                         net (fo=1, routed)           0.000     8.899    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/O1
    SLICE_X2Y16          MUXF8 (Prop_muxf8_I1_O)      0.067     8.966 r  rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28/F8/O
                         net (fo=1, routed)           1.045    10.012    rv32i46f_5sp_debug/data_memory/memory_reg_7680_7935_28_28_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.230    10.242 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_9/O
                         net (fo=1, routed)           0.000    10.242    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_9_n_0
    SLICE_X3Y28          MUXF7 (Prop_muxf7_I1_O)      0.167    10.409 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_28_28_i_4/O
                         net (fo=1, routed)           0.951    11.360    rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_28_28_i_1_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I0_O)        0.229    11.589 r  rv32i46f_5sp_debug/ex_mem_register/memory_reg_0_255_28_28_i_3/O
                         net (fo=2, routed)           2.397    13.986    rv32i46f_5sp_debug/ex_mem_register/data_memory/written_data20_in[28]
    SLICE_X27Y88         LUT2 (Prop_lut2_I1_O)        0.111    14.097 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_3/O
                         net (fo=1, routed)           0.303    14.400    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_3_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.239    14.639 r  rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data[28]_i_2/O
                         net (fo=5, routed)           0.779    15.418    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[28]
    SLICE_X28Y82         LUT6 (Prop_lut6_I1_O)        0.097    15.515 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_125/O
                         net (fo=1, routed)           0.100    15.615    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_125_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I1_O)        0.097    15.712 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_91/O
                         net (fo=1, routed)           0.000    15.712    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_91_n_0
    SLICE_X28Y82         MUXF7 (Prop_muxf7_I0_O)      0.163    15.875 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[30]_i_56/O
                         net (fo=2, routed)           0.411    16.287    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_4
    SLICE_X31Y82         LUT6 (Prop_lut6_I2_O)        0.229    16.516 r  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_25/O
                         net (fo=107, routed)         1.301    17.816    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_41
    SLICE_X42Y93         LUT3 (Prop_lut3_I0_O)        0.112    17.928 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[9]_i_16/O
                         net (fo=7, routed)           0.738    18.666    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[9]_i_16_n_0
    SLICE_X39Y94         LUT4 (Prop_lut4_I3_O)        0.250    18.916 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_23/O
                         net (fo=1, routed)           0.304    19.220    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_23_n_0
    SLICE_X39Y94         LUT5 (Prop_lut5_I2_O)        0.239    19.459 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_19/O
                         net (fo=5, routed)           0.749    20.208    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[1]_i_19_n_0
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.097    20.305 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[0]_i_6/O
                         net (fo=1, routed)           0.718    21.023    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result_reg[0]_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I3_O)        0.097    21.120 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[0]_i_2/O
                         net (fo=6, routed)           0.756    21.876    rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_6_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I3_O)        0.097    21.973 r  rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_9/O
                         net (fo=1, routed)           0.294    22.267    rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_9_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.097    22.364 r  rv32i46f_5sp_debug/mem_wb_register/EX_pc[31]_i_6/O
                         net (fo=2, routed)           1.025    23.389    rv32i46f_5sp_debug/id_ex_register/pc[0]_i_2_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I1_O)        0.097    23.486 r  rv32i46f_5sp_debug/id_ex_register/EX_pc[31]_i_5/O
                         net (fo=3, routed)           0.203    23.689    rv32i46f_5sp_debug/id_ex_register/branch_logic/branch_prediction_miss0
    SLICE_X50Y81         LUT6 (Prop_lut6_I3_O)        0.097    23.786 r  rv32i46f_5sp_debug/id_ex_register/EX_pc[31]_i_3/O
                         net (fo=51, routed)          0.647    24.433    rv32i46f_5sp_debug/trap_controller/ID_EX_flush
    SLICE_X47Y74         LUT3 (Prop_lut3_I2_O)        0.097    24.530 r  rv32i46f_5sp_debug/trap_controller/EX_pc[31]_i_1/O
                         net (fo=272, routed)         1.037    25.568    rv32i46f_5sp_debug/id_ex_register/E[0]
    SLICE_X29Y79         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.354    26.205    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X29Y79         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[5]/C
                         clock pessimism              0.408    26.613    
                         clock uncertainty           -0.035    26.578    
    SLICE_X29Y79         FDCE (Setup_fdce_C_CE)      -0.150    26.428    rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         26.428    
                         arrival time                         -25.568    
  -------------------------------------------------------------------
                         slack                                  0.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[4]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_5120_5375_12_12/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.968%)  route 0.531ns (79.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.694     2.655    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X17Y51         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[4]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDCE (Prop_fdce_C_Q)         0.141     2.796 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[4]_rep__11/Q
                         net (fo=128, routed)         0.531     3.327    rv32i46f_5sp_debug/data_memory/memory_reg_5120_5375_12_12/A2
    SLICE_X16Y43         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_5120_5375_12_12/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.044     3.598    rv32i46f_5sp_debug/data_memory/memory_reg_5120_5375_12_12/WCLK
    SLICE_X16Y43         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_5120_5375_12_12/RAMS64E_A/CLK
                         clock pessimism             -0.603     2.996    
    SLICE_X16Y43         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     3.250    rv32i46f_5sp_debug/data_memory/memory_reg_5120_5375_12_12/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -3.250    
                         arrival time                           3.327    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[4]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_5120_5375_12_12/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.968%)  route 0.531ns (79.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.694     2.655    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X17Y51         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[4]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDCE (Prop_fdce_C_Q)         0.141     2.796 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[4]_rep__11/Q
                         net (fo=128, routed)         0.531     3.327    rv32i46f_5sp_debug/data_memory/memory_reg_5120_5375_12_12/A2
    SLICE_X16Y43         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_5120_5375_12_12/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.044     3.598    rv32i46f_5sp_debug/data_memory/memory_reg_5120_5375_12_12/WCLK
    SLICE_X16Y43         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_5120_5375_12_12/RAMS64E_B/CLK
                         clock pessimism             -0.603     2.996    
    SLICE_X16Y43         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     3.250    rv32i46f_5sp_debug/data_memory/memory_reg_5120_5375_12_12/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -3.250    
                         arrival time                           3.327    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[4]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_5120_5375_12_12/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.968%)  route 0.531ns (79.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.694     2.655    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X17Y51         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[4]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDCE (Prop_fdce_C_Q)         0.141     2.796 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[4]_rep__11/Q
                         net (fo=128, routed)         0.531     3.327    rv32i46f_5sp_debug/data_memory/memory_reg_5120_5375_12_12/A2
    SLICE_X16Y43         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_5120_5375_12_12/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.044     3.598    rv32i46f_5sp_debug/data_memory/memory_reg_5120_5375_12_12/WCLK
    SLICE_X16Y43         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_5120_5375_12_12/RAMS64E_C/CLK
                         clock pessimism             -0.603     2.996    
    SLICE_X16Y43         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     3.250    rv32i46f_5sp_debug/data_memory/memory_reg_5120_5375_12_12/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -3.250    
                         arrival time                           3.327    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[4]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_5120_5375_12_12/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.968%)  route 0.531ns (79.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.694     2.655    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X17Y51         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[4]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDCE (Prop_fdce_C_Q)         0.141     2.796 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[4]_rep__11/Q
                         net (fo=128, routed)         0.531     3.327    rv32i46f_5sp_debug/data_memory/memory_reg_5120_5375_12_12/A2
    SLICE_X16Y43         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_5120_5375_12_12/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.044     3.598    rv32i46f_5sp_debug/data_memory/memory_reg_5120_5375_12_12/WCLK
    SLICE_X16Y43         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_5120_5375_12_12/RAMS64E_D/CLK
                         clock pessimism             -0.603     2.996    
    SLICE_X16Y43         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     3.250    rv32i46f_5sp_debug/data_memory/memory_reg_5120_5375_12_12/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -3.250    
                         arrival time                           3.327    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[4]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_12_12/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.905%)  route 0.533ns (79.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.694     2.655    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X17Y51         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[4]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDCE (Prop_fdce_C_Q)         0.141     2.796 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[4]_rep__11/Q
                         net (fo=128, routed)         0.533     3.329    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_12_12/A2
    SLICE_X18Y44         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_12_12/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.044     3.598    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_12_12/WCLK
    SLICE_X18Y44         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_12_12/RAMS64E_A/CLK
                         clock pessimism             -0.603     2.996    
    SLICE_X18Y44         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     3.250    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_12_12/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -3.250    
                         arrival time                           3.329    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[4]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_12_12/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.905%)  route 0.533ns (79.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.694     2.655    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X17Y51         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[4]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDCE (Prop_fdce_C_Q)         0.141     2.796 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[4]_rep__11/Q
                         net (fo=128, routed)         0.533     3.329    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_12_12/A2
    SLICE_X18Y44         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_12_12/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.044     3.598    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_12_12/WCLK
    SLICE_X18Y44         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_12_12/RAMS64E_B/CLK
                         clock pessimism             -0.603     2.996    
    SLICE_X18Y44         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     3.250    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_12_12/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -3.250    
                         arrival time                           3.329    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[4]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_12_12/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.905%)  route 0.533ns (79.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.694     2.655    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X17Y51         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[4]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDCE (Prop_fdce_C_Q)         0.141     2.796 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[4]_rep__11/Q
                         net (fo=128, routed)         0.533     3.329    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_12_12/A2
    SLICE_X18Y44         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_12_12/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.044     3.598    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_12_12/WCLK
    SLICE_X18Y44         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_12_12/RAMS64E_C/CLK
                         clock pessimism             -0.603     2.996    
    SLICE_X18Y44         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     3.250    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_12_12/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -3.250    
                         arrival time                           3.329    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[4]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_12_12/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.905%)  route 0.533ns (79.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.694     2.655    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X17Y51         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[4]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDCE (Prop_fdce_C_Q)         0.141     2.796 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[4]_rep__11/Q
                         net (fo=128, routed)         0.533     3.329    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_12_12/A2
    SLICE_X18Y44         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_12_12/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.044     3.598    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_12_12/WCLK
    SLICE_X18Y44         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_12_12/RAMS64E_D/CLK
                         clock pessimism             -0.603     2.996    
    SLICE_X18Y44         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     3.250    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_12_12/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -3.250    
                         arrival time                           3.329    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[5]_rep__28/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_1792_2047_20_20/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.141ns (21.319%)  route 0.520ns (78.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.627     2.587    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X13Y104        FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[5]_rep__28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDCE (Prop_fdce_C_Q)         0.141     2.728 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[5]_rep__28/Q
                         net (fo=128, routed)         0.520     3.248    rv32i46f_5sp_debug/data_memory/memory_reg_1792_2047_20_20/A3
    SLICE_X10Y99         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_1792_2047_20_20/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.971     3.525    rv32i46f_5sp_debug/data_memory/memory_reg_1792_2047_20_20/WCLK
    SLICE_X10Y99         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_1792_2047_20_20/RAMS64E_A/CLK
                         clock pessimism             -0.599     2.926    
    SLICE_X10Y99         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     3.166    rv32i46f_5sp_debug/data_memory/memory_reg_1792_2047_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -3.166    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[5]_rep__28/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_1792_2047_20_20/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.141ns (21.319%)  route 0.520ns (78.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.525ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.627     2.587    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X13Y104        FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[5]_rep__28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDCE (Prop_fdce_C_Q)         0.141     2.728 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[5]_rep__28/Q
                         net (fo=128, routed)         0.520     3.248    rv32i46f_5sp_debug/data_memory/memory_reg_1792_2047_20_20/A3
    SLICE_X10Y99         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_1792_2047_20_20/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.971     3.525    rv32i46f_5sp_debug/data_memory/memory_reg_1792_2047_20_20/WCLK
    SLICE_X10Y99         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_1792_2047_20_20/RAMS64E_B/CLK
                         clock pessimism             -0.599     2.926    
    SLICE_X10Y99         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     3.166    rv32i46f_5sp_debug/data_memory/memory_reg_1792_2047_20_20/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -3.166    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50mhz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50mhz_bufg/O }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X0Y81    FSM_onehot_step_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X0Y81    FSM_onehot_step_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X0Y81    FSM_onehot_step_state_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X0Y81    cpu_clk_enable_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X64Y120  reset_sync_reg[0]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X64Y120  reset_sync_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X42Y88   reset_sync_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X4Y81    benchmark_controller/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X5Y81    benchmark_controller/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X5Y81    benchmark_controller/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X8Y58    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X8Y58    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X8Y58    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X8Y58    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X8Y58    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X8Y58    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X8Y58    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X8Y58    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X16Y56   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X16Y56   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X8Y58    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X8Y58    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X8Y58    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X8Y58    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X8Y58    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X8Y58    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X8Y58    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X8Y58    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X16Y56   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X16Y56   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50mhz
  To Clock:  clk_50mhz

Setup :            0  Failing Endpoints,  Worst Slack       11.950ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.471ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.950ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/csr_file/mcycle_reg[36]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 0.393ns (5.075%)  route 7.350ns (94.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.202ns = ( 26.202 - 20.000 ) 
    Source Clock Delay      (SCD):    6.642ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.394     6.642    clk_50mhz
    SLICE_X42Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDPE (Prop_fdpe_C_Q)         0.393     7.035 f  reset_sync_reg[2]/Q
                         net (fo=1725, routed)        7.350    14.386    rv32i46f_5sp_debug/csr_file/mcycle_reg[0]_1
    SLICE_X27Y74         FDCE                                         f  rv32i46f_5sp_debug/csr_file/mcycle_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.351    26.202    rv32i46f_5sp_debug/csr_file/clk_50mhz
    SLICE_X27Y74         FDCE                                         r  rv32i46f_5sp_debug/csr_file/mcycle_reg[36]/C
                         clock pessimism              0.462    26.664    
                         clock uncertainty           -0.035    26.629    
    SLICE_X27Y74         FDCE (Recov_fdce_C_CLR)     -0.293    26.336    rv32i46f_5sp_debug/csr_file/mcycle_reg[36]
  -------------------------------------------------------------------
                         required time                         26.336    
                         arrival time                         -14.386    
  -------------------------------------------------------------------
                         slack                                 11.950    

Slack (MET) :             11.950ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/csr_file/mcycle_reg[37]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 0.393ns (5.075%)  route 7.350ns (94.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.202ns = ( 26.202 - 20.000 ) 
    Source Clock Delay      (SCD):    6.642ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.394     6.642    clk_50mhz
    SLICE_X42Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDPE (Prop_fdpe_C_Q)         0.393     7.035 f  reset_sync_reg[2]/Q
                         net (fo=1725, routed)        7.350    14.386    rv32i46f_5sp_debug/csr_file/mcycle_reg[0]_1
    SLICE_X27Y74         FDCE                                         f  rv32i46f_5sp_debug/csr_file/mcycle_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.351    26.202    rv32i46f_5sp_debug/csr_file/clk_50mhz
    SLICE_X27Y74         FDCE                                         r  rv32i46f_5sp_debug/csr_file/mcycle_reg[37]/C
                         clock pessimism              0.462    26.664    
                         clock uncertainty           -0.035    26.629    
    SLICE_X27Y74         FDCE (Recov_fdce_C_CLR)     -0.293    26.336    rv32i46f_5sp_debug/csr_file/mcycle_reg[37]
  -------------------------------------------------------------------
                         required time                         26.336    
                         arrival time                         -14.386    
  -------------------------------------------------------------------
                         slack                                 11.950    

Slack (MET) :             11.950ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/csr_file/mcycle_reg[38]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 0.393ns (5.075%)  route 7.350ns (94.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.202ns = ( 26.202 - 20.000 ) 
    Source Clock Delay      (SCD):    6.642ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.394     6.642    clk_50mhz
    SLICE_X42Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDPE (Prop_fdpe_C_Q)         0.393     7.035 f  reset_sync_reg[2]/Q
                         net (fo=1725, routed)        7.350    14.386    rv32i46f_5sp_debug/csr_file/mcycle_reg[0]_1
    SLICE_X27Y74         FDCE                                         f  rv32i46f_5sp_debug/csr_file/mcycle_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.351    26.202    rv32i46f_5sp_debug/csr_file/clk_50mhz
    SLICE_X27Y74         FDCE                                         r  rv32i46f_5sp_debug/csr_file/mcycle_reg[38]/C
                         clock pessimism              0.462    26.664    
                         clock uncertainty           -0.035    26.629    
    SLICE_X27Y74         FDCE (Recov_fdce_C_CLR)     -0.293    26.336    rv32i46f_5sp_debug/csr_file/mcycle_reg[38]
  -------------------------------------------------------------------
                         required time                         26.336    
                         arrival time                         -14.386    
  -------------------------------------------------------------------
                         slack                                 11.950    

Slack (MET) :             11.950ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/csr_file/mcycle_reg[39]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 0.393ns (5.075%)  route 7.350ns (94.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.202ns = ( 26.202 - 20.000 ) 
    Source Clock Delay      (SCD):    6.642ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.394     6.642    clk_50mhz
    SLICE_X42Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDPE (Prop_fdpe_C_Q)         0.393     7.035 f  reset_sync_reg[2]/Q
                         net (fo=1725, routed)        7.350    14.386    rv32i46f_5sp_debug/csr_file/mcycle_reg[0]_1
    SLICE_X27Y74         FDCE                                         f  rv32i46f_5sp_debug/csr_file/mcycle_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.351    26.202    rv32i46f_5sp_debug/csr_file/clk_50mhz
    SLICE_X27Y74         FDCE                                         r  rv32i46f_5sp_debug/csr_file/mcycle_reg[39]/C
                         clock pessimism              0.462    26.664    
                         clock uncertainty           -0.035    26.629    
    SLICE_X27Y74         FDCE (Recov_fdce_C_CLR)     -0.293    26.336    rv32i46f_5sp_debug/csr_file/mcycle_reg[39]
  -------------------------------------------------------------------
                         required time                         26.336    
                         arrival time                         -14.386    
  -------------------------------------------------------------------
                         slack                                 11.950    

Slack (MET) :             11.960ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/csr_file/mtvec_reg[15]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        7.732ns  (logic 0.393ns (5.083%)  route 7.339ns (94.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.200ns = ( 26.200 - 20.000 ) 
    Source Clock Delay      (SCD):    6.642ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.394     6.642    clk_50mhz
    SLICE_X42Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDPE (Prop_fdpe_C_Q)         0.393     7.035 f  reset_sync_reg[2]/Q
                         net (fo=1725, routed)        7.339    14.375    rv32i46f_5sp_debug/csr_file/mcycle_reg[0]_1
    SLICE_X29Y75         FDCE                                         f  rv32i46f_5sp_debug/csr_file/mtvec_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.349    26.200    rv32i46f_5sp_debug/csr_file/clk_50mhz
    SLICE_X29Y75         FDCE                                         r  rv32i46f_5sp_debug/csr_file/mtvec_reg[15]/C
                         clock pessimism              0.462    26.662    
                         clock uncertainty           -0.035    26.627    
    SLICE_X29Y75         FDCE (Recov_fdce_C_CLR)     -0.293    26.334    rv32i46f_5sp_debug/csr_file/mtvec_reg[15]
  -------------------------------------------------------------------
                         required time                         26.334    
                         arrival time                         -14.375    
  -------------------------------------------------------------------
                         slack                                 11.960    

Slack (MET) :             12.065ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/csr_file/csr_read_out_reg[15]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        7.628ns  (logic 0.393ns (5.152%)  route 7.235ns (94.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 26.201 - 20.000 ) 
    Source Clock Delay      (SCD):    6.642ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.394     6.642    clk_50mhz
    SLICE_X42Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDPE (Prop_fdpe_C_Q)         0.393     7.035 f  reset_sync_reg[2]/Q
                         net (fo=1725, routed)        7.235    14.270    rv32i46f_5sp_debug/csr_file/mcycle_reg[0]_1
    SLICE_X29Y76         FDCE                                         f  rv32i46f_5sp_debug/csr_file/csr_read_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.350    26.201    rv32i46f_5sp_debug/csr_file/clk_50mhz
    SLICE_X29Y76         FDCE                                         r  rv32i46f_5sp_debug/csr_file/csr_read_out_reg[15]/C
                         clock pessimism              0.462    26.663    
                         clock uncertainty           -0.035    26.628    
    SLICE_X29Y76         FDCE (Recov_fdce_C_CLR)     -0.293    26.335    rv32i46f_5sp_debug/csr_file/csr_read_out_reg[15]
  -------------------------------------------------------------------
                         required time                         26.335    
                         arrival time                         -14.270    
  -------------------------------------------------------------------
                         slack                                 12.065    

Slack (MET) :             12.065ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/csr_file/csr_read_out_reg[17]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        7.628ns  (logic 0.393ns (5.152%)  route 7.235ns (94.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 26.201 - 20.000 ) 
    Source Clock Delay      (SCD):    6.642ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.394     6.642    clk_50mhz
    SLICE_X42Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDPE (Prop_fdpe_C_Q)         0.393     7.035 f  reset_sync_reg[2]/Q
                         net (fo=1725, routed)        7.235    14.270    rv32i46f_5sp_debug/csr_file/mcycle_reg[0]_1
    SLICE_X29Y76         FDCE                                         f  rv32i46f_5sp_debug/csr_file/csr_read_out_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.350    26.201    rv32i46f_5sp_debug/csr_file/clk_50mhz
    SLICE_X29Y76         FDCE                                         r  rv32i46f_5sp_debug/csr_file/csr_read_out_reg[17]/C
                         clock pessimism              0.462    26.663    
                         clock uncertainty           -0.035    26.628    
    SLICE_X29Y76         FDCE (Recov_fdce_C_CLR)     -0.293    26.335    rv32i46f_5sp_debug/csr_file/csr_read_out_reg[17]
  -------------------------------------------------------------------
                         required time                         26.335    
                         arrival time                         -14.270    
  -------------------------------------------------------------------
                         slack                                 12.065    

Slack (MET) :             12.078ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/csr_file/mcycle_reg[40]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        7.616ns  (logic 0.393ns (5.160%)  route 7.223ns (94.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.202ns = ( 26.202 - 20.000 ) 
    Source Clock Delay      (SCD):    6.642ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.394     6.642    clk_50mhz
    SLICE_X42Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDPE (Prop_fdpe_C_Q)         0.393     7.035 f  reset_sync_reg[2]/Q
                         net (fo=1725, routed)        7.223    14.258    rv32i46f_5sp_debug/csr_file/mcycle_reg[0]_1
    SLICE_X27Y75         FDCE                                         f  rv32i46f_5sp_debug/csr_file/mcycle_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.351    26.202    rv32i46f_5sp_debug/csr_file/clk_50mhz
    SLICE_X27Y75         FDCE                                         r  rv32i46f_5sp_debug/csr_file/mcycle_reg[40]/C
                         clock pessimism              0.462    26.664    
                         clock uncertainty           -0.035    26.629    
    SLICE_X27Y75         FDCE (Recov_fdce_C_CLR)     -0.293    26.336    rv32i46f_5sp_debug/csr_file/mcycle_reg[40]
  -------------------------------------------------------------------
                         required time                         26.336    
                         arrival time                         -14.258    
  -------------------------------------------------------------------
                         slack                                 12.078    

Slack (MET) :             12.078ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/csr_file/mcycle_reg[41]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        7.616ns  (logic 0.393ns (5.160%)  route 7.223ns (94.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.202ns = ( 26.202 - 20.000 ) 
    Source Clock Delay      (SCD):    6.642ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.394     6.642    clk_50mhz
    SLICE_X42Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDPE (Prop_fdpe_C_Q)         0.393     7.035 f  reset_sync_reg[2]/Q
                         net (fo=1725, routed)        7.223    14.258    rv32i46f_5sp_debug/csr_file/mcycle_reg[0]_1
    SLICE_X27Y75         FDCE                                         f  rv32i46f_5sp_debug/csr_file/mcycle_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.351    26.202    rv32i46f_5sp_debug/csr_file/clk_50mhz
    SLICE_X27Y75         FDCE                                         r  rv32i46f_5sp_debug/csr_file/mcycle_reg[41]/C
                         clock pessimism              0.462    26.664    
                         clock uncertainty           -0.035    26.629    
    SLICE_X27Y75         FDCE (Recov_fdce_C_CLR)     -0.293    26.336    rv32i46f_5sp_debug/csr_file/mcycle_reg[41]
  -------------------------------------------------------------------
                         required time                         26.336    
                         arrival time                         -14.258    
  -------------------------------------------------------------------
                         slack                                 12.078    

Slack (MET) :             12.078ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/csr_file/mcycle_reg[42]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        7.616ns  (logic 0.393ns (5.160%)  route 7.223ns (94.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.202ns = ( 26.202 - 20.000 ) 
    Source Clock Delay      (SCD):    6.642ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.394     6.642    clk_50mhz
    SLICE_X42Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDPE (Prop_fdpe_C_Q)         0.393     7.035 f  reset_sync_reg[2]/Q
                         net (fo=1725, routed)        7.223    14.258    rv32i46f_5sp_debug/csr_file/mcycle_reg[0]_1
    SLICE_X27Y75         FDCE                                         f  rv32i46f_5sp_debug/csr_file/mcycle_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153    23.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314    24.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471    24.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.351    26.202    rv32i46f_5sp_debug/csr_file/clk_50mhz
    SLICE_X27Y75         FDCE                                         r  rv32i46f_5sp_debug/csr_file/mcycle_reg[42]/C
                         clock pessimism              0.462    26.664    
                         clock uncertainty           -0.035    26.629    
    SLICE_X27Y75         FDCE (Recov_fdce_C_CLR)     -0.293    26.336    rv32i46f_5sp_debug/csr_file/mcycle_reg[42]
  -------------------------------------------------------------------
                         required time                         26.336    
                         arrival time                         -14.258    
  -------------------------------------------------------------------
                         slack                                 12.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/mem_wb_register/WB_alu_result_reg[25]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.726%)  route 0.283ns (63.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.510ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.650     2.611    clk_50mhz
    SLICE_X42Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDPE (Prop_fdpe_C_Q)         0.164     2.775 f  reset_sync_reg[2]/Q
                         net (fo=1725, routed)        0.283     3.057    rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[0]_1
    SLICE_X38Y88         FDCE                                         f  rv32i46f_5sp_debug/mem_wb_register/WB_alu_result_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.956     3.510    rv32i46f_5sp_debug/mem_wb_register/clk_50mhz
    SLICE_X38Y88         FDCE                                         r  rv32i46f_5sp_debug/mem_wb_register/WB_alu_result_reg[25]/C
                         clock pessimism             -0.832     2.679    
    SLICE_X38Y88         FDCE (Remov_fdce_C_CLR)     -0.092     2.587    rv32i46f_5sp_debug/mem_wb_register/WB_alu_result_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/mem_wb_register/WB_pc_plus_4_reg[21]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.583%)  route 0.324ns (66.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.508ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.650     2.611    clk_50mhz
    SLICE_X42Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDPE (Prop_fdpe_C_Q)         0.164     2.775 f  reset_sync_reg[2]/Q
                         net (fo=1725, routed)        0.324     3.099    rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[0]_1
    SLICE_X40Y87         FDCE                                         f  rv32i46f_5sp_debug/mem_wb_register/WB_pc_plus_4_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.954     3.508    rv32i46f_5sp_debug/mem_wb_register/clk_50mhz
    SLICE_X40Y87         FDCE                                         r  rv32i46f_5sp_debug/mem_wb_register/WB_pc_plus_4_reg[21]/C
                         clock pessimism             -0.832     2.677    
    SLICE_X40Y87         FDCE (Remov_fdce_C_CLR)     -0.067     2.610    rv32i46f_5sp_debug/mem_wb_register/WB_pc_plus_4_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/mem_wb_register/WB_pc_plus_4_reg[29]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.302%)  route 0.253ns (60.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.476ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.853ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.650     2.611    clk_50mhz
    SLICE_X42Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDPE (Prop_fdpe_C_Q)         0.164     2.775 f  reset_sync_reg[2]/Q
                         net (fo=1725, routed)        0.253     3.028    rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[0]_1
    SLICE_X43Y86         FDCE                                         f  rv32i46f_5sp_debug/mem_wb_register/WB_pc_plus_4_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.922     3.476    rv32i46f_5sp_debug/mem_wb_register/clk_50mhz
    SLICE_X43Y86         FDCE                                         r  rv32i46f_5sp_debug/mem_wb_register/WB_pc_plus_4_reg[29]/C
                         clock pessimism             -0.853     2.624    
    SLICE_X43Y86         FDCE (Remov_fdce_C_CLR)     -0.092     2.532    rv32i46f_5sp_debug/mem_wb_register/WB_pc_plus_4_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/mem_wb_register/WB_pc_plus_4_reg[13]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.147%)  route 0.255ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.476ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.853ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.650     2.611    clk_50mhz
    SLICE_X42Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDPE (Prop_fdpe_C_Q)         0.164     2.775 f  reset_sync_reg[2]/Q
                         net (fo=1725, routed)        0.255     3.030    rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[0]_1
    SLICE_X43Y85         FDCE                                         f  rv32i46f_5sp_debug/mem_wb_register/WB_pc_plus_4_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.922     3.476    rv32i46f_5sp_debug/mem_wb_register/clk_50mhz
    SLICE_X43Y85         FDCE                                         r  rv32i46f_5sp_debug/mem_wb_register/WB_pc_plus_4_reg[13]/C
                         clock pessimism             -0.853     2.624    
    SLICE_X43Y85         FDCE (Remov_fdce_C_CLR)     -0.092     2.532    rv32i46f_5sp_debug/mem_wb_register/WB_pc_plus_4_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/mem_wb_register/WB_pc_plus_4_reg[26]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.147%)  route 0.255ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.476ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.853ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.650     2.611    clk_50mhz
    SLICE_X42Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDPE (Prop_fdpe_C_Q)         0.164     2.775 f  reset_sync_reg[2]/Q
                         net (fo=1725, routed)        0.255     3.030    rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[0]_1
    SLICE_X43Y85         FDCE                                         f  rv32i46f_5sp_debug/mem_wb_register/WB_pc_plus_4_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.922     3.476    rv32i46f_5sp_debug/mem_wb_register/clk_50mhz
    SLICE_X43Y85         FDCE                                         r  rv32i46f_5sp_debug/mem_wb_register/WB_pc_plus_4_reg[26]/C
                         clock pessimism             -0.853     2.624    
    SLICE_X43Y85         FDCE (Remov_fdce_C_CLR)     -0.092     2.532    rv32i46f_5sp_debug/mem_wb_register/WB_pc_plus_4_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[21]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.876%)  route 0.335ns (67.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.507ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.650     2.611    clk_50mhz
    SLICE_X42Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDPE (Prop_fdpe_C_Q)         0.164     2.775 f  reset_sync_reg[2]/Q
                         net (fo=1725, routed)        0.335     3.109    rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[0]_1
    SLICE_X40Y86         FDCE                                         f  rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.953     3.507    rv32i46f_5sp_debug/mem_wb_register/clk_50mhz
    SLICE_X40Y86         FDCE                                         r  rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[21]/C
                         clock pessimism             -0.832     2.676    
    SLICE_X40Y86         FDCE (Remov_fdce_C_CLR)     -0.067     2.609    rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           3.109    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[30]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.876%)  route 0.335ns (67.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.507ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.650     2.611    clk_50mhz
    SLICE_X42Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDPE (Prop_fdpe_C_Q)         0.164     2.775 f  reset_sync_reg[2]/Q
                         net (fo=1725, routed)        0.335     3.109    rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[0]_1
    SLICE_X41Y86         FDCE                                         f  rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.953     3.507    rv32i46f_5sp_debug/mem_wb_register/clk_50mhz
    SLICE_X41Y86         FDCE                                         r  rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[30]/C
                         clock pessimism             -0.832     2.676    
    SLICE_X41Y86         FDCE (Remov_fdce_C_CLR)     -0.092     2.584    rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.584    
                         arrival time                           3.109    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[31]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.876%)  route 0.335ns (67.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.507ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.650     2.611    clk_50mhz
    SLICE_X42Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDPE (Prop_fdpe_C_Q)         0.164     2.775 f  reset_sync_reg[2]/Q
                         net (fo=1725, routed)        0.335     3.109    rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[0]_1
    SLICE_X41Y86         FDCE                                         f  rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.953     3.507    rv32i46f_5sp_debug/mem_wb_register/clk_50mhz
    SLICE_X41Y86         FDCE                                         r  rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[31]/C
                         clock pessimism             -0.832     2.676    
    SLICE_X41Y86         FDCE (Remov_fdce_C_CLR)     -0.092     2.584    rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.584    
                         arrival time                           3.109    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/ex_mem_register/MEM_csr_read_data_reg[30]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.820%)  route 0.321ns (66.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.853ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.650     2.611    clk_50mhz
    SLICE_X42Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDPE (Prop_fdpe_C_Q)         0.164     2.775 f  reset_sync_reg[2]/Q
                         net (fo=1725, routed)        0.321     3.096    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[9]_rep__39_1
    SLICE_X42Y84         FDCE                                         f  rv32i46f_5sp_debug/ex_mem_register/MEM_csr_read_data_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.921     3.475    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X42Y84         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_csr_read_data_reg[30]/C
                         clock pessimism             -0.853     2.623    
    SLICE_X42Y84         FDCE (Remov_fdce_C_CLR)     -0.067     2.556    rv32i46f_5sp_debug/ex_mem_register/MEM_csr_read_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           3.096    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/ex_mem_register/MEM_csr_read_data_reg[31]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.820%)  route 0.321ns (66.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.853ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.650     2.611    clk_50mhz
    SLICE_X42Y88         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDPE (Prop_fdpe_C_Q)         0.164     2.775 f  reset_sync_reg[2]/Q
                         net (fo=1725, routed)        0.321     3.096    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[9]_rep__39_1
    SLICE_X42Y84         FDCE                                         f  rv32i46f_5sp_debug/ex_mem_register/MEM_csr_read_data_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.921     3.475    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X42Y84         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_csr_read_data_reg[31]/C
                         clock pessimism             -0.853     2.623    
    SLICE_X42Y84         FDCE (Remov_fdce_C_CLR)     -0.067     2.556    rv32i46f_5sp_debug/ex_mem_register/MEM_csr_read_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           3.096    
  -------------------------------------------------------------------
                         slack                                  0.540    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50mhz

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[2]/PRE
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.138ns  (logic 0.914ns (12.803%)  route 6.224ns (87.197%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.328     4.145    reset_n_IBUF
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.097     4.242 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           2.896     7.138    reset
    SLICE_X42Y88         FDPE                                         f  reset_sync_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153     3.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314     4.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471     4.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.287     6.138    clk_50mhz
    SLICE_X42Y88         FDPE                                         r  reset_sync_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[0]/PRE
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.648ns  (logic 0.914ns (16.181%)  route 4.734ns (83.819%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.328     4.145    reset_n_IBUF
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.097     4.242 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           1.406     5.648    reset
    SLICE_X64Y120        FDPE                                         f  reset_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153     3.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314     4.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471     4.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.161     6.013    clk_50mhz
    SLICE_X64Y120        FDPE                                         r  reset_sync_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[1]/PRE
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.648ns  (logic 0.914ns (16.181%)  route 4.734ns (83.819%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.328     4.145    reset_n_IBUF
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.097     4.242 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           1.406     5.648    reset
    SLICE_X64Y120        FDPE                                         f  reset_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153     3.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314     4.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471     4.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.161     6.013    clk_50mhz
    SLICE_X64Y120        FDPE                                         r  reset_sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[0]/PRE
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.912ns  (logic 0.171ns (5.869%)  route 2.741ns (94.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.946     2.072    reset_n_IBUF
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.117 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           0.795     2.912    reset
    SLICE_X64Y120        FDPE                                         f  reset_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.840     3.394    clk_50mhz
    SLICE_X64Y120        FDPE                                         r  reset_sync_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[1]/PRE
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.912ns  (logic 0.171ns (5.869%)  route 2.741ns (94.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.946     2.072    reset_n_IBUF
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.117 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           0.795     2.912    reset
    SLICE_X64Y120        FDPE                                         f  reset_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.840     3.394    clk_50mhz
    SLICE_X64Y120        FDPE                                         r  reset_sync_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[2]/PRE
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.743ns  (logic 0.171ns (4.566%)  route 3.572ns (95.434%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.946     2.072    reset_n_IBUF
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.117 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           1.626     3.743    reset
    SLICE_X42Y88         FDPE                                         f  reset_sync_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.925     3.479    clk_50mhz
    SLICE_X42Y88         FDPE                                         r  reset_sync_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  clk_50mhz

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_up
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.318ns  (logic 0.918ns (21.251%)  route 3.400ns (78.749%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        6.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.000     8.000    
    F15                                               0.000     8.000 r  btn_up (IN)
                         net (fo=0)                   0.000     8.000    btn_up
    F15                  IBUF (Prop_ibuf_I_O)         0.918     8.918 r  btn_up_IBUF_inst/O
                         net (fo=1, routed)           3.400    12.318    button_controller/button_sync_reg[0][4]_0[1]
    SLICE_X5Y121         FDCE                                         r  button_controller/button_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153     3.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314     4.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471     4.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.307     6.159    button_controller/clk_50mhz
    SLICE_X5Y121         FDCE                                         r  button_controller/button_sync_reg[0][1]/C

Slack:                    inf
  Source:                 btn_right
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.900ns  (logic 0.933ns (23.917%)  route 2.967ns (76.083%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        6.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.000     8.000    
    D14                                               0.000     8.000 r  btn_right (IN)
                         net (fo=0)                   0.000     8.000    btn_right
    D14                  IBUF (Prop_ibuf_I_O)         0.933     8.933 r  btn_right_IBUF_inst/O
                         net (fo=1, routed)           2.967    11.900    button_controller/button_sync_reg[0][4]_0[4]
    SLICE_X8Y120         FDCE                                         r  button_controller/button_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153     3.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314     4.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471     4.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.249     6.101    button_controller/clk_50mhz
    SLICE_X8Y120         FDCE                                         r  button_controller/button_sync_reg[0][4]/C

Slack:                    inf
  Source:                 btn_left
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.572ns  (logic 0.938ns (26.264%)  route 2.634ns (73.736%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        6.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.000     8.000    
    C22                                               0.000     8.000 r  btn_left (IN)
                         net (fo=0)                   0.000     8.000    btn_left
    C22                  IBUF (Prop_ibuf_I_O)         0.938     8.938 r  btn_left_IBUF_inst/O
                         net (fo=1, routed)           2.634    11.572    button_controller/button_sync_reg[0][4]_0[3]
    SLICE_X12Y121        FDCE                                         r  button_controller/button_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153     3.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314     4.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471     4.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.247     6.099    button_controller/clk_50mhz
    SLICE_X12Y121        FDCE                                         r  button_controller/button_sync_reg[0][3]/C

Slack:                    inf
  Source:                 btn_center
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.518ns  (logic 0.940ns (26.703%)  route 2.579ns (73.297%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        6.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.172ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.000     8.000    
    B22                                               0.000     8.000 r  btn_center (IN)
                         net (fo=0)                   0.000     8.000    btn_center
    B22                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  btn_center_IBUF_inst/O
                         net (fo=1, routed)           2.579    11.518    button_controller/button_sync_reg[0][4]_0[0]
    SLICE_X0Y107         FDCE                                         r  button_controller/button_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153     3.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314     4.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471     4.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.320     6.172    button_controller/clk_50mhz
    SLICE_X0Y107         FDCE                                         r  button_controller/button_sync_reg[0][0]/C

Slack:                    inf
  Source:                 btn_down
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.372ns  (logic 0.930ns (27.579%)  route 2.442ns (72.421%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        6.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.000     8.000    
    D22                                               0.000     8.000 r  btn_down (IN)
                         net (fo=0)                   0.000     8.000    btn_down
    D22                  IBUF (Prop_ibuf_I_O)         0.930     8.930 r  btn_down_IBUF_inst/O
                         net (fo=1, routed)           2.442    11.372    button_controller/button_sync_reg[0][4]_0[2]
    SLICE_X4Y121         FDCE                                         r  button_controller/button_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153     3.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.314     4.309 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.471     4.780    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.852 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.307     6.159    button_controller/clk_50mhz
    SLICE_X4Y121         FDCE                                         r  button_controller/button_sync_reg[0][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_center
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.215ns (13.700%)  route 1.356ns (86.300%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    B22                                               0.000     2.000 r  btn_center (IN)
                         net (fo=0)                   0.000     2.000    btn_center
    B22                  IBUF (Prop_ibuf_I_O)         0.215     2.215 r  btn_center_IBUF_inst/O
                         net (fo=1, routed)           1.356     3.571    button_controller/button_sync_reg[0][4]_0[0]
    SLICE_X0Y107         FDCE                                         r  button_controller/button_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.928     3.482    button_controller/clk_50mhz
    SLICE_X0Y107         FDCE                                         r  button_controller/button_sync_reg[0][0]/C

Slack:                    inf
  Source:                 btn_down
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.578ns  (logic 0.206ns (13.031%)  route 1.373ns (86.969%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    D22                                               0.000     2.000 r  btn_down (IN)
                         net (fo=0)                   0.000     2.000    btn_down
    D22                  IBUF (Prop_ibuf_I_O)         0.206     2.206 r  btn_down_IBUF_inst/O
                         net (fo=1, routed)           1.373     3.578    button_controller/button_sync_reg[0][4]_0[2]
    SLICE_X4Y121         FDCE                                         r  button_controller/button_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.916     3.470    button_controller/clk_50mhz
    SLICE_X4Y121         FDCE                                         r  button_controller/button_sync_reg[0][2]/C

Slack:                    inf
  Source:                 btn_left
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.651ns  (logic 0.214ns (12.960%)  route 1.437ns (87.040%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    C22                                               0.000     2.000 r  btn_left (IN)
                         net (fo=0)                   0.000     2.000    btn_left
    C22                  IBUF (Prop_ibuf_I_O)         0.214     2.214 r  btn_left_IBUF_inst/O
                         net (fo=1, routed)           1.437     3.651    button_controller/button_sync_reg[0][4]_0[3]
    SLICE_X12Y121        FDCE                                         r  button_controller/button_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.887     3.441    button_controller/clk_50mhz
    SLICE_X12Y121        FDCE                                         r  button_controller/button_sync_reg[0][3]/C

Slack:                    inf
  Source:                 btn_right
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.796ns  (logic 0.208ns (11.605%)  route 1.588ns (88.395%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    D14                                               0.000     2.000 r  btn_right (IN)
                         net (fo=0)                   0.000     2.000    btn_right
    D14                  IBUF (Prop_ibuf_I_O)         0.208     2.208 r  btn_right_IBUF_inst/O
                         net (fo=1, routed)           1.588     3.796    button_controller/button_sync_reg[0][4]_0[4]
    SLICE_X8Y120         FDCE                                         r  button_controller/button_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.888     3.442    button_controller/clk_50mhz
    SLICE_X8Y120         FDCE                                         r  button_controller/button_sync_reg[0][4]/C

Slack:                    inf
  Source:                 btn_up
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.059ns  (logic 0.193ns (9.398%)  route 1.865ns (90.602%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    F15                                               0.000     2.000 r  btn_up (IN)
                         net (fo=0)                   0.000     2.000    btn_up
    F15                  IBUF (Prop_ibuf_I_O)         0.193     2.193 r  btn_up_IBUF_inst/O
                         net (fo=1, routed)           1.865     4.059    button_controller/button_sync_reg[0][4]_0[1]
    SLICE_X5Y121         FDCE                                         r  button_controller/button_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.204     2.233 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.293     2.526    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.555 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.916     3.470    button_controller/clk_50mhz
    SLICE_X5Y121         FDCE                                         r  button_controller/button_sync_reg[0][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            clk_50mhz_unbuffered_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.700ns  (logic 0.914ns (19.445%)  route 3.786ns (80.555%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.328     4.145    reset_n_IBUF
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.097     4.242 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           0.458     4.700    reset
    SLICE_X84Y146        FDCE                                         f  clk_50mhz_unbuffered_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.153     3.995    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            clk_50mhz_unbuffered_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.346ns  (logic 0.171ns (7.286%)  route 2.175ns (92.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.946     2.072    reset_n_IBUF
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     2.117 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           0.229     2.346    reset
    SLICE_X84Y146        FDCE                                         f  clk_50mhz_unbuffered_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.836     2.029    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50mhz
  To Clock:  sys_clk_pin

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[10]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.808ns  (logic 3.951ns (24.991%)  route 11.857ns (75.009%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT6=6 MUXF7=1 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.848ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.599     6.848    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X33Y49         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[10]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.341     7.189 f  rv32i46f_5sp_debug/program_counter/pc_reg[10]_rep__3/Q
                         net (fo=107, routed)         1.967     9.156    rv32i46f_5sp_debug/instruction_memory/ID_instruction[31]_i_28_0
    SLICE_X21Y39         LUT3 (Prop_lut3_I1_O)        0.097     9.253 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_86/O
                         net (fo=189, routed)         3.276    12.529    rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_86_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.097    12.626 r  rv32i46f_5sp_debug/instruction_memory/send_buf[43]_i_39/O
                         net (fo=1, routed)           0.587    13.213    rv32i46f_5sp_debug/instruction_memory/send_buf[43]_i_39_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I5_O)        0.097    13.310 r  rv32i46f_5sp_debug/instruction_memory/send_buf[43]_i_15/O
                         net (fo=1, routed)           0.454    13.764    rv32i46f_5sp_debug/instruction_memory/send_buf[43]_i_15_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I0_O)        0.097    13.861 r  rv32i46f_5sp_debug/instruction_memory/send_buf[43]_i_7/O
                         net (fo=1, routed)           0.000    13.861    rv32i46f_5sp_debug/instruction_memory/send_buf[43]_i_7_n_0
    SLICE_X47Y41         MUXF7 (Prop_muxf7_I0_O)      0.163    14.024 r  rv32i46f_5sp_debug/instruction_memory/send_buf_reg[43]_i_4/O
                         net (fo=1, routed)           0.691    14.715    rv32i46f_5sp_debug/instruction_memory_n_35
    SLICE_X47Y42         LUT6 (Prop_lut6_I0_O)        0.229    14.944 r  rv32i46f_5sp_debug/send_buf[43]_i_3/O
                         net (fo=5, routed)           1.581    16.526    rv32i46f_5sp_debug/program_counter/send_buf[46]_i_2
    SLICE_X46Y68         LUT4 (Prop_lut4_I1_O)        0.097    16.623 r  rv32i46f_5sp_debug/program_counter/led_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.590    17.213    rv32i46f_5sp_debug/program_counter/led_OBUF[2]_inst_i_8_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I0_O)        0.097    17.310 r  rv32i46f_5sp_debug/program_counter/led_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.402    17.712    rv32i46f_5sp_debug/program_counter/led_OBUF[2]_inst_i_2_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I0_O)        0.097    17.809 r  rv32i46f_5sp_debug/program_counter/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.308    20.117    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         2.539    22.656 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.656    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[10]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.477ns  (logic 3.994ns (29.635%)  route 9.483ns (70.365%))
  Logic Levels:           8  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.848ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.599     6.848    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X33Y49         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[10]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.341     7.189 f  rv32i46f_5sp_debug/program_counter/pc_reg[10]_rep__3/Q
                         net (fo=107, routed)         1.967     9.156    rv32i46f_5sp_debug/instruction_memory/ID_instruction[31]_i_28_0
    SLICE_X21Y39         LUT3 (Prop_lut3_I1_O)        0.097     9.253 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_86/O
                         net (fo=189, routed)         1.589    10.842    rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_86_n_0
    SLICE_X20Y25         LUT6 (Prop_lut6_I1_O)        0.097    10.939 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_66/O
                         net (fo=1, routed)           0.000    10.939    rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_66_n_0
    SLICE_X20Y25         MUXF7 (Prop_muxf7_I0_O)      0.156    11.095 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_31/O
                         net (fo=1, routed)           0.597    11.692    rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_31_n_0
    SLICE_X21Y27         LUT6 (Prop_lut6_I0_O)        0.215    11.907 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.000    11.907    rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_11_n_0
    SLICE_X21Y27         MUXF7 (Prop_muxf7_I0_O)      0.181    12.088 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.000    12.088    rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_5_n_0
    SLICE_X21Y27         MUXF8 (Prop_muxf8_I0_O)      0.076    12.164 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.490    12.654    rv32i46f_5sp_debug/instruction_memory_n_16
    SLICE_X23Y29         LUT6 (Prop_lut6_I0_O)        0.239    12.893 r  rv32i46f_5sp_debug/led_OBUF[7]_inst_i_1/O
                         net (fo=7, routed)           4.840    17.733    led_OBUF[7]
    Y13                  OBUF (Prop_obuf_I_O)         2.592    20.325 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    20.325    led[7]
    Y13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[10]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.884ns  (logic 3.879ns (32.640%)  route 8.005ns (67.360%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.848ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.599     6.848    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X33Y49         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[10]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.341     7.189 f  rv32i46f_5sp_debug/program_counter/pc_reg[10]_rep__3/Q
                         net (fo=107, routed)         1.967     9.156    rv32i46f_5sp_debug/instruction_memory/ID_instruction[31]_i_28_0
    SLICE_X21Y39         LUT3 (Prop_lut3_I1_O)        0.097     9.253 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_86/O
                         net (fo=189, routed)         1.738    10.991    rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_86_n_0
    SLICE_X24Y27         LUT6 (Prop_lut6_I2_O)        0.097    11.088 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_41/O
                         net (fo=1, routed)           0.000    11.088    rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_41_n_0
    SLICE_X24Y27         MUXF7 (Prop_muxf7_I0_O)      0.163    11.251 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           0.215    11.466    rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_14_n_0
    SLICE_X24Y29         LUT6 (Prop_lut6_I5_O)        0.229    11.695 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.000    11.695    rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_5_n_0
    SLICE_X24Y29         MUXF7 (Prop_muxf7_I0_O)      0.181    11.876 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.676    12.552    rv32i46f_5sp_debug/instruction_memory_n_22
    SLICE_X23Y29         LUT6 (Prop_lut6_I0_O)        0.227    12.779 r  rv32i46f_5sp_debug/led_OBUF[5]_inst_i_1/O
                         net (fo=7, routed)           3.409    16.188    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         2.544    18.732 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.732    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[14]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.026ns  (logic 3.863ns (35.032%)  route 7.163ns (64.968%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.694ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.446     6.694    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X41Y73         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[14]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.341     7.035 r  rv32i46f_5sp_debug/program_counter/pc_reg[14]_rep__0/Q
                         net (fo=173, routed)         3.844    10.879    rv32i46f_5sp_debug/instruction_memory/I186[2]
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.097    10.976 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_88/O
                         net (fo=1, routed)           0.000    10.976    rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_88_n_0
    SLICE_X11Y33         MUXF7 (Prop_muxf7_I0_O)      0.181    11.157 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_49/O
                         net (fo=1, routed)           0.549    11.706    rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_49_n_0
    SLICE_X15Y33         LUT6 (Prop_lut6_I5_O)        0.227    11.933 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.000    11.933    rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_17_n_0
    SLICE_X15Y33         MUXF7 (Prop_muxf7_I1_O)      0.167    12.100 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000    12.100    rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_6_n_0
    SLICE_X15Y33         MUXF8 (Prop_muxf8_I1_O)      0.072    12.172 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.429    12.602    rv32i46f_5sp_debug/instruction_memory_n_45
    SLICE_X17Y38         LUT6 (Prop_lut6_I0_O)        0.239    12.841 r  rv32i46f_5sp_debug/led_OBUF[6]_inst_i_1/O
                         net (fo=6, routed)           2.341    15.182    led_OBUF[6]
    W15                  OBUF (Prop_obuf_I_O)         2.539    17.720 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.720    led[6]
    W15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/register_file_debug/debug_reg_data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.731ns  (logic 3.173ns (41.036%)  route 4.559ns (58.965%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.451     6.699    rv32i46f_5sp_debug/register_file_debug/clk_50mhz
    SLICE_X35Y75         FDRE                                         r  rv32i46f_5sp_debug/register_file_debug/debug_reg_data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.341     7.040 r  rv32i46f_5sp_debug/register_file_debug/debug_reg_data_q_reg[24]/Q
                         net (fo=4, routed)           1.106     8.146    rv32i46f_5sp_debug/register_file_debug/debug_reg_data_wire[24]
    SLICE_X38Y71         LUT4 (Prop_lut4_I3_O)        0.097     8.243 r  rv32i46f_5sp_debug/register_file_debug/led_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.718     8.962    rv32i46f_5sp_debug/register_file_debug/led_OBUF[3]_inst_i_8_n_0
    SLICE_X37Y71         LUT6 (Prop_lut6_I0_O)        0.097     9.059 r  rv32i46f_5sp_debug/register_file_debug/led_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.605     9.663    rv32i46f_5sp_debug/register_file_debug/led_OBUF[3]_inst_i_2_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I0_O)        0.097     9.760 r  rv32i46f_5sp_debug/register_file_debug/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.130    11.890    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.541    14.431 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.431    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 benchmark_controller/benchmark_running_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.585ns  (logic 2.913ns (63.541%)  route 1.672ns (36.459%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.776ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.528     6.776    benchmark_controller/clk_50mhz
    SLICE_X4Y81          FDCE                                         r  benchmark_controller/benchmark_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.341     7.117 r  benchmark_controller/benchmark_running_reg/Q
                         net (fo=3, routed)           1.672     8.789    led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         2.572    11.361 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.361    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_clk_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.473ns  (logic 2.918ns (65.234%)  route 1.555ns (34.766%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.531     6.779    clk_50mhz
    SLICE_X0Y81          FDCE                                         r  cpu_clk_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.341     7.120 r  cpu_clk_enable_reg/Q
                         net (fo=205, routed)         1.555     8.676    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         2.577    11.253 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.253    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 benchmark_controller/benchmark_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.344ns  (logic 2.896ns (66.658%)  route 1.448ns (33.342%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.776ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.528     6.776    benchmark_controller/clk_50mhz
    SLICE_X4Y81          FDCE                                         r  benchmark_controller/benchmark_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.341     7.117 r  benchmark_controller/benchmark_done_reg/Q
                         net (fo=19, routed)          1.448     8.566    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.555    11.120 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.120    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 benchmark_controller/benchmark_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.826ns  (logic 1.336ns (73.151%)  route 0.490ns (26.849%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.713     2.674    benchmark_controller/clk_50mhz
    SLICE_X4Y81          FDCE                                         r  benchmark_controller/benchmark_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.141     2.815 r  benchmark_controller/benchmark_done_reg/Q
                         net (fo=19, routed)          0.490     3.305    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         1.195     4.500 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.500    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_clk_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.358ns (71.208%)  route 0.549ns (28.792%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.677ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.716     2.677    clk_50mhz
    SLICE_X0Y81          FDCE                                         r  cpu_clk_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.141     2.818 r  cpu_clk_enable_reg/Q
                         net (fo=205, routed)         0.549     3.367    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.217     4.584 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.584    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 benchmark_controller/benchmark_running_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.354ns (69.442%)  route 0.596ns (30.558%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.713     2.674    benchmark_controller/clk_50mhz
    SLICE_X4Y81          FDCE                                         r  benchmark_controller/benchmark_running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.141     2.815 r  benchmark_controller/benchmark_running_reg/Q
                         net (fo=3, routed)           0.596     3.410    led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.213     4.623 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.623    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/register_file_debug/debug_reg_data_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.725ns  (logic 1.412ns (51.822%)  route 1.313ns (48.178%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.669     2.630    rv32i46f_5sp_debug/register_file_debug/clk_50mhz
    SLICE_X38Y74         FDRE                                         r  rv32i46f_5sp_debug/register_file_debug/debug_reg_data_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.141     2.771 r  rv32i46f_5sp_debug/register_file_debug/debug_reg_data_q_reg[18]/Q
                         net (fo=4, routed)           0.123     2.893    rv32i46f_5sp_debug/register_file_debug/debug_reg_data_wire[18]
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.045     2.938 r  rv32i46f_5sp_debug/register_file_debug/led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.284     3.222    rv32i46f_5sp_debug/register_file_debug/led_OBUF[3]_inst_i_3_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I1_O)        0.045     3.267 r  rv32i46f_5sp_debug/register_file_debug/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.907     4.173    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.181     5.355 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.355    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[5]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.383ns  (logic 1.603ns (47.385%)  route 1.780ns (52.615%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.759     2.719    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X29Y41         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[5]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.141     2.860 r  rv32i46f_5sp_debug/program_counter/pc_reg[5]_rep__5/Q
                         net (fo=126, routed)         0.502     3.363    rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_18_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I4_O)        0.045     3.408 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_56/O
                         net (fo=1, routed)           0.000     3.408    rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_56_n_0
    SLICE_X17Y39         MUXF7 (Prop_muxf7_I0_O)      0.062     3.470 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.000     3.470    rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_21_n_0
    SLICE_X17Y39         MUXF8 (Prop_muxf8_I1_O)      0.019     3.489 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.156     3.644    rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_8_n_0
    SLICE_X17Y38         LUT6 (Prop_lut6_I1_O)        0.112     3.756 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.135     3.891    rv32i46f_5sp_debug/instruction_memory_n_23
    SLICE_X17Y38         LUT6 (Prop_lut6_I2_O)        0.045     3.936 r  rv32i46f_5sp_debug/led_OBUF[6]_inst_i_1/O
                         net (fo=6, routed)           0.987     4.923    led_OBUF[6]
    W15                  OBUF (Prop_obuf_I_O)         1.179     6.102 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.102    led[6]
    W15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[8]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.939ns  (logic 1.500ns (38.084%)  route 2.439ns (61.916%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.676     2.637    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X37Y68         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.141     2.778 r  rv32i46f_5sp_debug/program_counter/pc_reg[8]_rep/Q
                         net (fo=113, routed)         0.454     3.231    rv32i46f_5sp_debug/instruction_memory/ID_instruction[1]_i_5_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.045     3.276 r  rv32i46f_5sp_debug/instruction_memory/ID_instruction[9]_i_5/O
                         net (fo=1, routed)           0.131     3.407    rv32i46f_5sp_debug/instruction_memory_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I4_O)        0.045     3.452 r  rv32i46f_5sp_debug/ID_instruction[9]_i_2/O
                         net (fo=5, routed)           0.623     4.075    rv32i46f_5sp_debug/program_counter/send_buf_reg[34]
    SLICE_X44Y65         LUT2 (Prop_lut2_I0_O)        0.045     4.120 f  rv32i46f_5sp_debug/program_counter/led_OBUF[2]_inst_i_6/O
                         net (fo=2, routed)           0.181     4.301    rv32i46f_5sp_debug/program_counter/led_OBUF[2]_inst_i_6_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I4_O)        0.045     4.346 r  rv32i46f_5sp_debug/program_counter/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.050     5.397    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         1.179     6.576 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.576    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[5]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.256ns  (logic 1.747ns (41.041%)  route 2.509ns (58.959%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.759     2.719    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X26Y41         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[5]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDCE (Prop_fdce_C_Q)         0.141     2.860 r  rv32i46f_5sp_debug/program_counter/pc_reg[5]_rep__4/Q
                         net (fo=126, routed)         0.459     3.319    rv32i46f_5sp_debug/instruction_memory/ID_instruction_reg[18]_i_45_0
    SLICE_X23Y33         LUT6 (Prop_lut6_I3_O)        0.045     3.364 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_80/O
                         net (fo=1, routed)           0.000     3.364    rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_80_n_0
    SLICE_X23Y33         MUXF7 (Prop_muxf7_I0_O)      0.071     3.435 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_59/O
                         net (fo=1, routed)           0.000     3.435    rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_59_n_0
    SLICE_X23Y33         MUXF8 (Prop_muxf8_I0_O)      0.023     3.458 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_28/O
                         net (fo=1, routed)           0.192     3.651    rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_28_n_0
    SLICE_X23Y30         LUT6 (Prop_lut6_I1_O)        0.112     3.763 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           0.000     3.763    rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_9_n_0
    SLICE_X23Y30         MUXF7 (Prop_muxf7_I0_O)      0.062     3.825 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.215     4.039    rv32i46f_5sp_debug/instruction_memory_n_5
    SLICE_X23Y29         LUT6 (Prop_lut6_I4_O)        0.108     4.147 r  rv32i46f_5sp_debug/led_OBUF[5]_inst_i_1/O
                         net (fo=7, routed)           1.643     5.790    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         1.185     6.975 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.975    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[10]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.192ns  (logic 1.633ns (31.452%)  route 3.559ns (68.548%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.759     2.719    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X31Y42         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[10]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.141     2.860 r  rv32i46f_5sp_debug/program_counter/pc_reg[10]_rep__5/Q
                         net (fo=117, routed)         0.705     3.566    rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_46_1
    SLICE_X23Y28         LUT6 (Prop_lut6_I5_O)        0.045     3.611 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_25/O
                         net (fo=1, routed)           0.152     3.762    rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_25_n_0
    SLICE_X23Y28         LUT6 (Prop_lut6_I3_O)        0.045     3.807 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000     3.807    rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_9_n_0
    SLICE_X23Y28         MUXF7 (Prop_muxf7_I0_O)      0.062     3.869 r  rv32i46f_5sp_debug/instruction_memory/led_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.192     4.061    rv32i46f_5sp_debug/instruction_memory_n_34
    SLICE_X23Y29         LUT6 (Prop_lut6_I4_O)        0.108     4.169 r  rv32i46f_5sp_debug/led_OBUF[7]_inst_i_1/O
                         net (fo=7, routed)           2.510     6.679    led_OBUF[7]
    Y13                  OBUF (Prop_obuf_I_O)         1.232     7.911 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.911    led[7]
    Y13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50mhz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_in
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.298ns  (logic 3.532ns (66.663%)  route 1.766ns (33.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.256     4.253    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.393     4.646 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.527     5.173    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.249 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        1.539     6.787    uart_tx/clk_50mhz
    SLICE_X1Y89          FDPE                                         r  uart_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDPE (Prop_fdpe_C_Q)         0.341     7.128 r  uart_tx/tx_reg/Q
                         net (fo=1, routed)           1.766     8.895    uart_tx_in_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         3.191    12.085 r  uart_tx_in_OBUF_inst/O
                         net (fo=0)                   0.000    12.085    uart_tx_in
    AA19                                                              r  uart_tx_in (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_in
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.410ns (69.622%)  route 0.615ns (30.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.566     1.511    clk_IBUF_BUFG
    SLICE_X84Y146        FDCE (Prop_fdce_C_Q)         0.164     1.675 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.260     1.934    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.960 r  clk_50mhz_bufg/O
                         net (fo=6445, routed)        0.721     2.682    uart_tx/clk_50mhz
    SLICE_X1Y89          FDPE                                         r  uart_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDPE (Prop_fdpe_C_Q)         0.141     2.823 r  uart_tx/tx_reg/Q
                         net (fo=1, routed)           0.615     3.438    uart_tx_in_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         1.269     4.707 r  uart_tx_in_OBUF_inst/O
                         net (fo=0)                   0.000     4.707    uart_tx_in
    AA19                                                              r  uart_tx_in (OUT)
  -------------------------------------------------------------------    -------------------





