Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec 12 22:06:15 2024
| Host         : Connors_laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file controller_moving_test_timing_summary_routed.rpt -pb controller_moving_test_timing_summary_routed.pb -rpx controller_moving_test_timing_summary_routed.rpx -warn_on_violation
| Design       : controller_moving_test
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     139         
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               14          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (239)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (421)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (239)
--------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: dut/clk_counter_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/read_en_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mem_start/write_en_reg/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: mem_start/write_pixel_clk_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: startup_state_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: startup_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (421)
--------------------------------------------------
 There are 421 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  435          inf        0.000                      0                  435           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           435 Endpoints
Min Delay           435 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/row_addr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hub75_addr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.244ns  (logic 3.475ns (42.145%)  route 4.770ns (57.855%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE                         0.000     0.000 r  dut/row_addr_reg[3]/C
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.422     0.422 r  dut/row_addr_reg[3]/Q
                         net (fo=5, routed)           4.770     5.192    hub75_addr_OBUF[3]
    D11                  OBUF (Prop_obuf_I_O)         3.053     8.244 r  hub75_addr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.244    hub75_addr[3]
    D11                                                               r  hub75_addr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/row_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hub75_addr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.658ns  (logic 3.528ns (46.072%)  route 4.130ns (53.928%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE                         0.000     0.000 r  dut/row_addr_reg[1]/C
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.422     0.422 r  dut/row_addr_reg[1]/Q
                         net (fo=7, routed)           4.130     4.552    hub75_addr_OBUF[1]
    C12                  OBUF (Prop_obuf_I_O)         3.106     7.658 r  hub75_addr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.658    hub75_addr[1]
    C12                                                               r  hub75_addr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/hub75_red_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hub75_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.971ns  (logic 3.427ns (49.167%)  route 3.543ns (50.833%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDCE                         0.000     0.000 r  dut/hub75_red_reg[0]/C
    SLICE_X6Y57          FDCE (Prop_fdce_C_Q)         0.524     0.524 r  dut/hub75_red_reg[0]/Q
                         net (fo=1, routed)           3.543     4.067    hub75_red_OBUF[0]
    D10                  OBUF (Prop_obuf_I_O)         2.903     6.971 r  hub75_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.971    hub75_red[0]
    D10                                                               r  hub75_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hub75_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.922ns  (logic 3.710ns (53.603%)  route 3.212ns (46.397%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE                         0.000     0.000 r  dut/clk_counter_reg[1]/C
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dut/clk_counter_reg[1]/Q
                         net (fo=4, routed)           1.373     1.829    dut/clk_counter_reg[1]_0
    SLICE_X3Y52          LUT2 (Prop_lut2_I0_O)        0.152     1.981 r  dut/hub75_clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.839     3.820    hub75_clk_OBUF
    K14                  OBUF (Prop_obuf_I_O)         3.102     6.922 r  hub75_clk_OBUF_inst/O
                         net (fo=0)                   0.000     6.922    hub75_clk
    K14                                                               r  hub75_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/hub75_blue_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hub75_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.611ns  (logic 3.452ns (52.217%)  route 3.159ns (47.783%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDCE                         0.000     0.000 r  dut/hub75_blue_reg[0]/C
    SLICE_X6Y57          FDCE (Prop_fdce_C_Q)         0.524     0.524 r  dut/hub75_blue_reg[0]/Q
                         net (fo=1, routed)           3.159     3.683    hub75_blue_OBUF[0]
    C11                  OBUF (Prop_obuf_I_O)         2.928     6.611 r  hub75_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.611    hub75_blue[0]
    C11                                                               r  hub75_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/row_addr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hub75_addr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.058ns  (logic 3.381ns (55.804%)  route 2.677ns (44.196%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE                         0.000     0.000 r  dut/row_addr_reg[4]/C
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.459     0.459 r  dut/row_addr_reg[4]/Q
                         net (fo=4, routed)           2.677     3.136    hub75_addr_OBUF[4]
    E16                  OBUF (Prop_obuf_I_O)         2.922     6.058 r  hub75_addr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.058    hub75_addr[4]
    E16                                                               r  hub75_addr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/hub75_red_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hub75_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.965ns  (logic 3.506ns (58.778%)  route 2.459ns (41.222%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDCE                         0.000     0.000 r  dut/hub75_red_reg[1]/C
    SLICE_X4Y51          FDCE (Prop_fdce_C_Q)         0.422     0.422 r  dut/hub75_red_reg[1]/Q
                         net (fo=1, routed)           2.459     2.881    hub75_red_OBUF[1]
    G16                  OBUF (Prop_obuf_I_O)         3.084     5.965 r  hub75_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.965    hub75_red[1]
    G16                                                               r  hub75_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/hub75_green_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.377ns  (logic 1.126ns (20.941%)  route 4.251ns (79.059%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDCE                         0.000     0.000 r  dut/read_en_reg/C
    SLICE_X8Y57          FDCE (Prop_fdce_C_Q)         0.524     0.524 f  dut/read_en_reg/Q
                         net (fo=32, routed)          2.548     3.072    dut/sync_pdp_ram/addr_bottom_reg[0]_0
    SLICE_X8Y51          LUT4 (Prop_lut4_I3_O)        0.150     3.222 r  dut/sync_pdp_ram/hub75_red[1]_i_10/O
                         net (fo=2, routed)           1.039     4.261    dut/sync_pdp_ram/hub75_red[1]_i_10_n_0
    SLICE_X5Y51          LUT6 (Prop_lut6_I5_O)        0.328     4.589 r  dut/sync_pdp_ram/hub75_green[1]_i_2/O
                         net (fo=1, routed)           0.664     5.253    dut/sync_pdp_ram/hub75_green[1]_i_2_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I0_O)        0.124     5.377 r  dut/sync_pdp_ram/hub75_green[1]_i_1/O
                         net (fo=1, routed)           0.000     5.377    dut/sync_pdp_ram_n_4
    SLICE_X4Y51          FDCE                                         r  dut/hub75_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_signal
                            (input port)
  Destination:            test_counter1_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.340ns  (logic 1.440ns (26.974%)  route 3.900ns (73.026%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  start_signal (IN)
                         net (fo=0)                   0.000     0.000    start_signal
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  start_signal_IBUF_inst/O
                         net (fo=5, routed)           2.801     4.117    dut/start_signal_IBUF
    SLICE_X10Y53         LUT4 (Prop_lut4_I2_O)        0.124     4.241 r  dut/test_counter1[5]_i_1/O
                         net (fo=6, routed)           1.099     5.340    dut_n_7
    SLICE_X10Y52         FDRE                                         r  test_counter1_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_signal
                            (input port)
  Destination:            test_counter1_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.340ns  (logic 1.440ns (26.974%)  route 3.900ns (73.026%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  start_signal (IN)
                         net (fo=0)                   0.000     0.000    start_signal
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  start_signal_IBUF_inst/O
                         net (fo=5, routed)           2.801     4.117    dut/start_signal_IBUF
    SLICE_X10Y53         LUT4 (Prop_lut4_I2_O)        0.124     4.241 r  dut/test_counter1[5]_i_1/O
                         net (fo=6, routed)           1.099     5.340    dut_n_7
    SLICE_X10Y52         FDRE                                         r  test_counter1_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 write_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            dut/sync_pdp_ram/buffer_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.158ns (56.594%)  route 0.121ns (43.406%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          LDCE                         0.000     0.000 r  write_data_reg[3]/G
    SLICE_X9Y53          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  write_data_reg[3]/Q
                         net (fo=2, routed)           0.121     0.279    dut/sync_pdp_ram/buffer_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y10         RAMB36E1                                     r  dut/sync_pdp_ram/buffer_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_counter1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            test_counter2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.699%)  route 0.111ns (37.301%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE                         0.000     0.000 r  test_counter1_reg[5]/C
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  test_counter1_reg[5]/Q
                         net (fo=6, routed)           0.111     0.252    dut/test_counter2_reg[5]_3[2]
    SLICE_X8Y52          LUT6 (Prop_lut6_I4_O)        0.045     0.297 r  dut/test_counter2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.297    dut_n_19
    SLICE_X8Y52          FDRE                                         r  test_counter2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/oe_strobe_column_addr_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/oe_strobe_column_addr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.232ns (77.037%)  route 0.069ns (22.963%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDCE                         0.000     0.000 r  dut/oe_strobe_column_addr_reg[6]/C
    SLICE_X1Y52          FDCE (Prop_fdce_C_Q)         0.133     0.133 r  dut/oe_strobe_column_addr_reg[6]/Q
                         net (fo=2, routed)           0.069     0.202    dut/oe_strobe_column_addr[6]
    SLICE_X1Y52          LUT5 (Prop_lut5_I0_O)        0.099     0.301 r  dut/oe_strobe_column_addr[7]_i_1/O
                         net (fo=1, routed)           0.000     0.301    dut/oe_strobe_column_addr0_in[7]
    SLICE_X1Y52          FDCE                                         r  dut/oe_strobe_column_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_counter1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            test_counter1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.227ns (70.198%)  route 0.096ns (29.802%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE                         0.000     0.000 r  test_counter1_reg[4]/C
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  test_counter1_reg[4]/Q
                         net (fo=7, routed)           0.096     0.224    test_counter1_reg_n_0_[4]
    SLICE_X9Y52          LUT6 (Prop_lut6_I1_O)        0.099     0.323 r  test_counter1[5]_i_2/O
                         net (fo=1, routed)           0.000     0.323    test_counter1[5]_i_2_n_0
    SLICE_X9Y52          FDRE                                         r  test_counter1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 write_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dut/sync_pdp_ram/buffer_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.158ns (47.193%)  route 0.177ns (52.807%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          LDCE                         0.000     0.000 r  write_data_reg[4]/G
    SLICE_X9Y53          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  write_data_reg[4]/Q
                         net (fo=2, routed)           0.177     0.335    dut/sync_pdp_ram/buffer_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y11         RAMB36E1                                     r  dut/sync_pdp_ram/buffer_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 write_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            dut/sync_pdp_ram/buffer_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.158ns (47.016%)  route 0.178ns (52.984%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          LDCE                         0.000     0.000 r  write_data_reg[5]/G
    SLICE_X9Y53          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  write_data_reg[5]/Q
                         net (fo=2, routed)           0.178     0.336    dut/sync_pdp_ram/buffer_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y10         RAMB36E1                                     r  dut/sync_pdp_ram/buffer_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/column_addr_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/column_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.191ns (56.828%)  route 0.145ns (43.172%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDCE                         0.000     0.000 r  dut/column_addr_reg[8]/C
    SLICE_X3Y51          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  dut/column_addr_reg[8]/Q
                         net (fo=4, routed)           0.145     0.291    dut/column_addr_reg_n_0_[8]
    SLICE_X3Y51          LUT6 (Prop_lut6_I3_O)        0.045     0.336 r  dut/column_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     0.336    dut/column_addr[8]
    SLICE_X3Y51          FDCE                                         r  dut/column_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 write_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dut/sync_pdp_ram/buffer_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.158ns (46.725%)  route 0.180ns (53.275%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          LDCE                         0.000     0.000 r  write_data_reg[2]/G
    SLICE_X9Y53          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  write_data_reg[2]/Q
                         net (fo=2, routed)           0.180     0.338    dut/sync_pdp_ram/buffer_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y11         RAMB36E1                                     r  dut/sync_pdp_ram/buffer_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/run_hub75_clk_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/run_hub75_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.191ns (55.027%)  route 0.156ns (44.973%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDCE                         0.000     0.000 r  dut/run_hub75_clk_reg/C
    SLICE_X3Y52          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  dut/run_hub75_clk_reg/Q
                         net (fo=2, routed)           0.156     0.302    dut/run_hub75_clk_reg_n_0
    SLICE_X3Y52          LUT4 (Prop_lut4_I3_O)        0.045     0.347 r  dut/run_hub75_clk_i_1/O
                         net (fo=1, routed)           0.000     0.347    dut/run_hub75_clk_i_1_n_0
    SLICE_X3Y52          FDCE                                         r  dut/run_hub75_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/column_addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/column_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.212ns (59.761%)  route 0.143ns (40.239%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDCE                         0.000     0.000 r  dut/column_addr_reg[2]/C
    SLICE_X2Y50          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  dut/column_addr_reg[2]/Q
                         net (fo=8, routed)           0.143     0.310    dut/column_addr_reg_n_0_[2]
    SLICE_X1Y50          LUT6 (Prop_lut6_I1_O)        0.045     0.355 r  dut/column_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.355    dut/column_addr[4]
    SLICE_X1Y50          FDCE                                         r  dut/column_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------





