

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      owf # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_reg_sharing_approach                    4 # Approach used register sharing (default=3)
-gpgpu_reg_share_thersh_hold                  0.5 # Thresh hold factor used for sharing (default=0.5)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             5000000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
58e40834d5fccd254ef7c8a7620ba267  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LIB
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=libor.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LIB
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LIB "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LIB > _cuobjdump_complete_output_SAy8yt"
Parsing file _cuobjdump_complete_output_SAy8yt
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: libor.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: libor.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: libor.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: libor.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFunction _Z29Pathcalc_Portfolio_KernelGPU2Pf : hostFun 0x0x403b30, fat_cubin_handle = 1
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant0" from 0x100 to 0x2c8 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "constant1_Z28Pathcalc_Portfolio_KernelGPUPfS_" from 0x300 to 0x31c (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "constant1_Z29Pathcalc_Portfolio_KernelGPU2Pf" from 0x380 to 0x398 (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "maturities" from 0x400 to 0x43c (global memory space) 4
GPGPU-Sim PTX: moving "maturities" from 0x400 to 0x110 (constant0+10)
GPGPU-Sim PTX: allocating constant region for "N" from 0x43c to 0x440 (global memory space) 5
GPGPU-Sim PTX: moving "N" from 0x43c to 0x100 (constant0+0)
GPGPU-Sim PTX: allocating constant region for "delta" from 0x440 to 0x444 (global memory space) 6
GPGPU-Sim PTX: moving "delta" from 0x440 to 0x10c (constant0+c)
GPGPU-Sim PTX: allocating constant region for "lambda" from 0x480 to 0x5c0 (global memory space) 7
GPGPU-Sim PTX: moving "lambda" from 0x480 to 0x188 (constant0+88)
GPGPU-Sim PTX: allocating constant region for "Nopt" from 0x5c0 to 0x5c4 (global memory space) 8
GPGPU-Sim PTX: moving "Nopt" from 0x5c0 to 0x108 (constant0+8)
GPGPU-Sim PTX: allocating constant region for "Nmat" from 0x5c4 to 0x5c8 (global memory space) 9
GPGPU-Sim PTX: moving "Nmat" from 0x5c4 to 0x104 (constant0+4)
GPGPU-Sim PTX: allocating constant region for "swaprates" from 0x600 to 0x63c (global memory space) 10
GPGPU-Sim PTX: moving "swaprates" from 0x600 to 0x14c (constant0+4c)
GPGPU-Sim PTX: allocating local region for "l1" from 0x0 to 0x0 (local memory space)
GPGPU-Sim PTX: allocating local region for "l2" from 0x0 to 0x0 (local memory space)
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: reconvergence points for _Z29Pathcalc_Portfolio_KernelGPU2Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x078 (_1.ptx:98) @$p3.eq bra l0x000000f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:113) l0x000000f0: @$p0.eq bra l0x00000250;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0e8 (_1.ptx:112) @$p3.ne bra l0x000000a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:113) l0x000000f0: @$p0.eq bra l0x00000250;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:113) l0x000000f0: @$p0.eq bra l0x00000250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:159) l0x00000250: @$p1.eq bra l0x00000338;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x118 (_1.ptx:118) @$p3.ne bra l0x00000238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:156) l0x00000238: mov.u32 $r1, $r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x230 (_1.ptx:155) @$p3.ne bra l0x00000168;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:156) l0x00000238: mov.u32 $r1, $r2;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x248 (_1.ptx:158) @$p3.ne bra l0x00000100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:159) l0x00000250: @$p1.eq bra l0x00000338;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:159) l0x00000250: @$p1.eq bra l0x00000338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:189) l0x00000338: @$p2.eq bra l0x00000410;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x330 (_1.ptx:188) @$p3.ne bra l0x000002b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:189) l0x00000338: @$p2.eq bra l0x00000410;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x338 (_1.ptx:189) l0x00000338: @$p2.eq bra l0x00000410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (_1.ptx:217) l0x00000418: @$p0.eq bra l0x000004b0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x400 (_1.ptx:214) @$p3.ne bra l0x00000370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (_1.ptx:215) bra l0x00000418;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x408 (_1.ptx:215) bra l0x00000418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (_1.ptx:217) l0x00000418: @$p0.eq bra l0x000004b0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x418 (_1.ptx:217) l0x00000418: @$p0.eq bra l0x000004b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b8 (_1.ptx:237) l0x000004b8: mul.f32 $r1, $r2, $r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x4a0 (_1.ptx:234) @$p3.ne bra l0x00000440;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a8 (_1.ptx:235) bra l0x000004b8;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x4a8 (_1.ptx:235) bra l0x000004b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b8 (_1.ptx:237) l0x000004b8: mul.f32 $r1, $r2, $r1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x4d8 (_1.ptx:242) @$p3.ne bra l0x00000070;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (_1.ptx:243) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z29Pathcalc_Portfolio_KernelGPU2Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'.
GPGPU-Sim PTX: instruction assembly for function '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z28Pathcalc_Portfolio_KernelGPUPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x578 (_1.ptx:303) l0x00000088: @$p0.eq bra l0x00000168;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (_1.ptx:331) l0x00000168: @$p1.eq bra l0x00000308;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5e8 (_1.ptx:317) @$p3.ne bra l0x000000b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (_1.ptx:318) @$p0.eq bra l0x00000168;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5f0 (_1.ptx:318) @$p0.eq bra l0x00000168;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (_1.ptx:331) l0x00000168: @$p1.eq bra l0x00000308;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x650 (_1.ptx:330) @$p3.ne bra l0x00000130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (_1.ptx:331) l0x00000168: @$p1.eq bra l0x00000308;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x658 (_1.ptx:331) l0x00000168: @$p1.eq bra l0x00000308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f8 (_1.ptx:386) l0x00000308: @$p2.eq bra l0x00000438;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x680 (_1.ptx:336) @$p3.ne bra l0x000002f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e0 (_1.ptx:383) l0x000002f0: mov.u32 $r0, $r3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x7d8 (_1.ptx:382) @$p3.ne bra l0x00000210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e0 (_1.ptx:383) l0x000002f0: mov.u32 $r0, $r3;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x7f0 (_1.ptx:385) @$p3.ne bra l0x00000178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f8 (_1.ptx:386) l0x00000308: @$p2.eq bra l0x00000438;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x7f8 (_1.ptx:386) l0x00000308: @$p2.eq bra l0x00000438;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (_1.ptx:425) l0x00000438: set.lt.s32.s32 $p3/$o127, $r124, constant0[0x0008];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x8b8 (_1.ptx:411) @$p3.ne bra l0x00000360;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c0 (_1.ptx:412) @$p2.eq bra l0x00000438;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x8c0 (_1.ptx:412) @$p2.eq bra l0x00000438;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (_1.ptx:425) l0x00000438: set.lt.s32.s32 $p3/$o127, $r124, constant0[0x0008];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x920 (_1.ptx:424) @$p3.ne bra l0x000003f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (_1.ptx:425) l0x00000438: set.lt.s32.s32 $p3/$o127, $r124, constant0[0x0008];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x930 (_1.ptx:426) @$p3.eq bra l0x00000558;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa50 (_1.ptx:462) l0x00000560: mov.u32 $r12, constant0[0x0000];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x9c0 (_1.ptx:444) @$p3.eq bra l0x00000528;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa18 (_1.ptx:455) l0x00000528: add.u32 $ofs2, $ofs2, 0x00000004;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xa38 (_1.ptx:459) @$p3.ne bra l0x00000478;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa40 (_1.ptx:460) bra l0x00000560;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xa40 (_1.ptx:460) bra l0x00000560;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa50 (_1.ptx:462) l0x00000560: mov.u32 $r12, constant0[0x0000];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xa70 (_1.ptx:466) @$p3.eq bra l0x00000718;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc08 (_1.ptx:519) l0x00000718: @$p1.eq bra l0x000007b0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xb38 (_1.ptx:493) @$p3.ne bra l0x000006d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc0 (_1.ptx:510) l0x000006d0: shl.b32 $ofs2, $r4, 0x0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xc00 (_1.ptx:518) @$p3.ne bra l0x000005d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc08 (_1.ptx:519) l0x00000718: @$p1.eq bra l0x000007b0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc08 (_1.ptx:519) l0x00000718: @$p1.eq bra l0x000007b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (_1.ptx:539) l0x000007b8: mul.f32 $r5, $r3, $r0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc90 (_1.ptx:536) @$p3.ne bra l0x00000740;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc98 (_1.ptx:537) bra l0x000007b8;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xc98 (_1.ptx:537) bra l0x000007b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (_1.ptx:539) l0x000007b8: mul.f32 $r5, $r3, $r0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xcb0 (_1.ptx:540) @$p1.eq bra l0x00000860;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd50 (_1.ptx:561) l0x00000860: mov.u32 $r3, constant0[0x0004];
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd48 (_1.ptx:560) @$p3.ne bra l0x000007f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd50 (_1.ptx:561) l0x00000860: mov.u32 $r3, constant0[0x0004];
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd68 (_1.ptx:564) @$p3.eq bra l0x000008d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc0 (_1.ptx:575) l0x000008d0: st.global.u32 [$r9], $r5;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xdb8 (_1.ptx:574) @$p3.ne bra l0x00000898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc0 (_1.ptx:575) l0x000008d0: st.global.u32 [$r9], $r5;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xde8 (_1.ptx:580) @$p3.eq bra l0x00000a88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf78 (_1.ptx:636) l0x00000a88: ld.local.u32 $r0, [0x383c];
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xe08 (_1.ptx:584) @$p3.ne bra l0x00000a70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf60 (_1.ptx:633) l0x00000a70: add.u32 $r0, $r0, 0xffffffff;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xf58 (_1.ptx:632) @$p3.ne bra l0x000009a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf60 (_1.ptx:633) l0x00000a70: add.u32 $r0, $r0, 0xffffffff;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xf70 (_1.ptx:635) @$p3.ne bra l0x00000910;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf78 (_1.ptx:636) l0x00000a88: ld.local.u32 $r0, [0x383c];
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xfa0 (_1.ptx:642) @$p3.ne bra l0x00000088;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa8 (_1.ptx:643) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z28Pathcalc_Portfolio_KernelGPUPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_J2MtnO"
Running: cat _ptx_J2MtnO | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_1y4Pb9
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_1y4Pb9 --output-file  /dev/null 2> _ptx_J2MtnOinfo"
GPGPU-Sim PTX: Kernel '_Z29Pathcalc_Portfolio_KernelGPU2Pf' : regs=25, lmem=4, smem=0, cmem=496
GPGPU-Sim PTX: Kernel '_Z28Pathcalc_Portfolio_KernelGPUPfS_' : regs=34, lmem=4, smem=0, cmem=504
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_J2MtnO _ptx2_1y4Pb9 _ptx_J2MtnOinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z28Pathcalc_Portfolio_KernelGPUPfS_ : hostFun 0x0x403ba0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d448; deviceAddress = N; deviceName = N
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant N (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d44c; deviceAddress = Nmat; deviceName = Nmat
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant Nmat (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d450; deviceAddress = Nopt; deviceName = Nopt
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant Nopt (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d460; deviceAddress = maturities; deviceName = maturities
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 60 bytes
GPGPU-Sim PTX registering constant maturities (60 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d49c; deviceAddress = delta; deviceName = delta
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant delta (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d4a0; deviceAddress = swaprates; deviceName = swaprates
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 60 bytes
GPGPU-Sim PTX registering constant swaprates (60 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d4e0; deviceAddress = lambda; deviceName = lambda
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 320 bytes
GPGPU-Sim PTX registering constant lambda (320 bytes) to name mapping
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d448
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d448
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d448
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol N+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d44c
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d44c
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d44c
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol Nmat+0 @0x104 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d450
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d450
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d450
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol Nopt+0 @0x108 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d49c
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d49c
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d49c
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol delta+0 @0x10c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d460
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d460
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d460
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 60 bytes  to  symbol maturities+0 @0x110 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d4a0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d4a0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d4a0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 60 bytes  to  symbol swaprates+0 @0x14c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d4e0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d4e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d4e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 320 bytes  to  symbol lambda+0 @0x188 ...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403b30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z29Pathcalc_Portfolio_KernelGPU2Pf' to stream 0, gridDim= (112,1,1) blockDim = (192,1,1) 
kernel '_Z29Pathcalc_Portfolio_KernelGPU2Pf' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: CTA/core = 6, limited by: regs
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
Shared mode is : 0
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
Shared mode is : 0
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
Shared mode is : 0
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
Shared mode is : 0
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
Shared mode is : 0
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
Shared mode is : 0
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
Shared mode is : 0
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
Shared mode is : 0
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (383,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (383,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (383,0), 3 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(384,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(385,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(386,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (386,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (386,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (386,0), 3 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(387,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(388,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(389,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (398,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (398,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (398,0), 3 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(399,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(400,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(401,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (403,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (403,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (403,0), 3 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(404,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(405,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (405,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (405,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (405,0), 5 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(406,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(406,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(406,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(407,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (410,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (410,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (410,0), 3 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(411,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(412,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(413,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (413,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (413,0), 4 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(414,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(415,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (417,0), 5 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(418,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (422,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (422,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (422,0), 3 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(423,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (423,0), 5 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(424,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(424,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(425,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (425,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (425,0), 4 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(426,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(427,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (429,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (429,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (429,0), 4 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(430,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (430,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (430,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (430,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (431,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (431,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (431,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (438,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (439,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (441,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (441,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (441,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (441,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (441,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (441,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (441,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (444,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (445,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (445,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (445,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (445,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (445,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (453,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (453,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (453,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (453,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (453,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (453,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (455,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (455,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (455,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (457,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (458,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (461,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (463,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (463,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (465,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (465,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (465,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (465,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (465,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (468,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (470,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (471,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (471,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (471,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (475,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (476,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (477,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (477,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (477,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (481,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (482,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (482,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (483,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (485,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (488,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (491,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (493,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (499,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (505,0), 2 CTAs running
GPGPU-Sim PTX: WARNING (_1.ptx:93) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
