#summary Design considerations for the Asynchronous MIPS.
#labels Phase-Design

= Introduction =

In this page we reference the Wiki pages describing our design key points and trade-offs

= Details =

We discuss the following points

   * [ExternalMemoryInterface How does the interface with external memory look like]
   * [MemoryStageCycleTime	How Memory stage synchronize with Execute, Write-Back and External Memory]
   * [RFWriteThenRead Decode Register File must not progress until the 3rd Write Back received]
   * [RAWHazards Describing how RAW Hazards are resolved]
   * [DataHazard How loading from memory into register will avoid hazards]	 
   * [MemToRegHazard How Memory to Register Hazard is handled]