# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TEST1.srcs/sources_1/imports/TEST1/ALU.vhdl" \
"../../../../TEST1.srcs/ALU_Test/imports/new/ALUctr_TB.vhd" \

# Do not sort compile order
nosort
