Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Sat May 25 01:51:55 2019
| Host              : xcosswbld07 running 64-bit Red Hat Enterprise Linux Workstation release 7.2 (Maipo)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.046       -1.650                     84               114275        0.010        0.000                      0               114235        0.001        0.000                       0                 42507  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
RFADC0_CLK                     {0.000 4.000}        8.000           125.000         
RFADC0_CLK_dummy               {0.000 4.000}        8.000           125.000         
RFADC1_CLK                     {0.000 5.000}        10.000          100.000         
RFADC1_CLK_dummy               {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK0                 {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK1                 {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK2                 {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK3                 {0.000 5.000}        10.000          100.000         
RFADC2_CLK                     {0.000 5.000}        10.000          100.000         
RFADC2_CLK_dummy               {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK0                 {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK1                 {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK2                 {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK3                 {0.000 5.000}        10.000          100.000         
RFADC3_CLK                     {0.000 5.000}        10.000          100.000         
RFADC3_CLK_dummy               {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK0                 {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK1                 {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK2                 {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK3                 {0.000 5.000}        10.000          100.000         
RFDAC0_CLK                     {0.000 1.250}        2.500           400.000         
RFDAC1_CLK                     {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK0                 {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK1                 {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK2                 {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK3                 {0.000 5.000}        10.000          100.000         
clk_pl_0                       {0.000 5.000}        10.000          100.000         
sys_diff_clock_clk_p           {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0  {0.000 0.750}        1.500           666.667         
  clk_out2_design_1_clk_wiz_0  {0.000 1.667}        3.333           300.000         
  clk_out3_design_1_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
RFADC0_CLK                                                                                                                                                                       3.200        0.000                       0                     2  
RFDAC0_CLK                                                                                                                                                                       0.450        0.000                       0                     2  
clk_pl_0                             3.041        0.000                      0                23500        0.012        0.000                      0                23500        3.400        0.000                       0                 10011  
sys_diff_clock_clk_p                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0                                                                                                                                                    0.001        0.000                       0                     4  
  clk_out2_design_1_clk_wiz_0       -0.046       -1.650                     84                73748        0.010        0.000                      0                73748        0.833        0.000                       0                 25877  
  clk_out3_design_1_clk_wiz_0        3.318        0.000                      0                14438        0.011        0.000                      0                14438        4.200        0.000                       0                  6610  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_design_1_clk_wiz_0  clk_pl_0                           5.481        0.000                      0                   36        1.251        0.000                      0                   16  
clk_out3_design_1_clk_wiz_0  clk_out2_design_1_clk_wiz_0        0.040        0.000                      0                 2856        0.080        0.000                      0                 2856  
clk_pl_0                     clk_out3_design_1_clk_wiz_0        9.603        0.000                      0                   20                                                                        
clk_out2_design_1_clk_wiz_0  clk_out3_design_1_clk_wiz_0        0.230        0.000                      0                  222        0.045        0.000                      0                  222  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out3_design_1_clk_wiz_0  clk_out3_design_1_clk_wiz_0        8.638        0.000                      0                  205        0.080        0.000                      0                  205  
**async_default**            clk_pl_0                     clk_pl_0                           8.766        0.000                      0                  207        0.114        0.000                      0                  207  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  RFADC0_CLK
  To Clock:  RFADC0_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFADC0_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     HSADC/CLK_ADC  n/a            1.923         8.000       6.077      HSADC_X0Y0    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
Min Period        n/a     BUFG_GT/I      n/a            1.290         8.000       6.710      BUFG_GT_X1Y7  design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl/adc0_bufg_gt/I
Low Pulse Width   Slow    HSADC/CLK_ADC  n/a            0.800         4.000       3.200      HSADC_X0Y0    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
Low Pulse Width   Fast    HSADC/CLK_ADC  n/a            0.800         4.000       3.200      HSADC_X0Y0    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
High Pulse Width  Slow    HSADC/CLK_ADC  n/a            0.800         4.000       3.200      HSADC_X0Y0    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
High Pulse Width  Fast    HSADC/CLK_ADC  n/a            0.800         4.000       3.200      HSADC_X0Y0    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/CLK_ADC



---------------------------------------------------------------------------------------------------
From Clock:  RFDAC0_CLK
  To Clock:  RFDAC0_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFDAC0_CLK
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     HSDAC/CLK_DAC  n/a            2.000         2.500       0.500      HSDAC_X0Y0      design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
Min Period        n/a     BUFG_GT/I      n/a            1.290         2.500       1.210      BUFG_GT_X1Y101  design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl/dac0_bufg_gt/I
Low Pulse Width   Slow    HSDAC/CLK_DAC  n/a            0.800         1.250       0.450      HSDAC_X0Y0      design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
Low Pulse Width   Fast    HSDAC/CLK_DAC  n/a            0.800         1.250       0.450      HSDAC_X0Y0      design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
High Pulse Width  Slow    HSDAC/CLK_DAC  n/a            0.800         1.250       0.450      HSDAC_X0Y0      design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
High Pulse Width  Fast    HSDAC/CLK_DAC  n/a            0.800         1.250       0.450      HSDAC_X0Y0      design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/CLK_DAC



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.977ns  (logic 0.509ns (7.295%)  route 6.468ns (92.705%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.012ns = ( 12.012 - 10.000 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.453ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.410ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.750     1.976    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.055 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.336     2.391    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/dout[15]
    SLICE_X26Y75         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.481 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.091     2.572    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6_n_0
    SLICE_X26Y75         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.660 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.264     2.924    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X27Y75         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     3.024 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.381     3.405    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X23Y79         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     3.557 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[8]_INST_0/O
                         net (fo=36, routed)          5.396     8.953    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/s_axi_wdata[8]
    SLICE_X108Y230       FDRE                                         r  design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.830    12.012    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X108Y230       FDRE                                         r  design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[8]/C
                         clock pessimism              0.087    12.099    
                         clock uncertainty           -0.130    11.969    
    SLICE_X108Y230       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    11.994    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[8]
  -------------------------------------------------------------------
                         required time                         11.994    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.228ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 0.447ns (6.609%)  route 6.316ns (93.390%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 11.985 - 10.000 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.453ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.410ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.750     1.976    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.055 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.336     2.391    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/dout[15]
    SLICE_X26Y75         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.481 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.091     2.572    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6_n_0
    SLICE_X26Y75         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.660 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.264     2.924    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X27Y75         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     3.024 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.678     3.702    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X22Y83         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     3.792 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[10]_INST_0/O
                         net (fo=36, routed)          4.947     8.739    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/s_axi_wdata[10]
    SLICE_X106Y228       FDRE                                         r  design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.803    11.985    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X106Y228       FDRE                                         r  design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[10]/C
                         clock pessimism              0.087    12.072    
                         clock uncertainty           -0.130    11.942    
    SLICE_X106Y228       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    11.967    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[10]
  -------------------------------------------------------------------
                         required time                         11.967    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                  3.228    

Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1WREADY
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.576ns  (logic 0.275ns (4.932%)  route 5.301ns (95.068%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 11.691 - 10.000 ) 
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.714ns (routing 0.453ns, distribution 1.261ns)
  Clock Net Delay (Destination): 1.509ns (routing 0.410ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.714     1.940    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X26Y87         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y87         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.021 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=41, routed)          2.493     4.514    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0[1]
    SLICE_X108Y107       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     4.604 f  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.104     4.708    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_1
    SLICE_X108Y105       LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.065     4.773 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.286     7.059    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X28Y77         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     7.098 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=1, routed)           0.418     7.516    design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_wready
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.509    11.691    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                         clock pessimism              0.162    11.853    
                         clock uncertainty           -0.130    11.724    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP1ACLK_MAXIGP1WREADY)
                                                     -0.968    10.756    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.756    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.313ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.703ns  (logic 0.447ns (6.669%)  route 6.256ns (93.331%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 12.010 - 10.000 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.453ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.828ns (routing 0.410ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.750     1.976    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.055 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.336     2.391    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/dout[15]
    SLICE_X26Y75         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.481 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.091     2.572    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6_n_0
    SLICE_X26Y75         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.660 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.264     2.924    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X27Y75         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     3.024 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.678     3.702    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X22Y83         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     3.792 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[10]_INST_0/O
                         net (fo=36, routed)          4.887     8.679    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/s_axi_wdata[10]
    SLICE_X108Y230       FDRE                                         r  design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.828    12.010    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X108Y230       FDRE                                         r  design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[10]/C
                         clock pessimism              0.087    12.097    
                         clock uncertainty           -0.130    11.967    
    SLICE_X108Y230       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    11.992    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[10]
  -------------------------------------------------------------------
                         required time                         11.992    
                         arrival time                          -8.679    
  -------------------------------------------------------------------
                         slack                                  3.313    

Slack (MET) :             3.317ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.676ns  (logic 0.447ns (6.696%)  route 6.229ns (93.304%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 11.987 - 10.000 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.453ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.410ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.750     1.976    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.055 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.336     2.391    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/dout[15]
    SLICE_X26Y75         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.481 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.091     2.572    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6_n_0
    SLICE_X26Y75         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.660 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.264     2.924    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X27Y75         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     3.024 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.512     3.536    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X22Y81         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     3.626 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[6]_INST_0/O
                         net (fo=31, routed)          5.026     8.652    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/s_axi_wdata[6]
    SLICE_X106Y228       FDRE                                         r  design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.805    11.987    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X106Y228       FDRE                                         r  design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[6]/C
                         clock pessimism              0.087    12.074    
                         clock uncertainty           -0.130    11.944    
    SLICE_X106Y228       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.969    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[6]
  -------------------------------------------------------------------
                         required time                         11.969    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  3.317    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 0.509ns (7.702%)  route 6.100ns (92.298%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 11.987 - 10.000 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.453ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.410ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.750     1.976    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.055 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.336     2.391    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/dout[15]
    SLICE_X26Y75         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.481 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.091     2.572    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6_n_0
    SLICE_X26Y75         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.660 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.264     2.924    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X27Y75         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     3.024 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.381     3.405    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X23Y79         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     3.557 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[8]_INST_0/O
                         net (fo=36, routed)          5.028     8.585    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/s_axi_wdata[8]
    SLICE_X106Y228       FDRE                                         r  design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.805    11.987    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X106Y228       FDRE                                         r  design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[8]/C
                         clock pessimism              0.087    12.074    
                         clock uncertainty           -0.130    11.944    
    SLICE_X106Y228       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    11.969    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[8]
  -------------------------------------------------------------------
                         required time                         11.969    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 0.408ns (6.205%)  route 6.167ns (93.795%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 11.985 - 10.000 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.453ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.410ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.750     1.976    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.055 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.336     2.391    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/dout[15]
    SLICE_X26Y75         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.481 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.091     2.572    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6_n_0
    SLICE_X26Y75         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.660 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.264     2.924    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X27Y75         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     3.024 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.479     3.503    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X22Y84         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     3.554 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[0]_INST_0/O
                         net (fo=73, routed)          4.997     8.551    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/s_axi_wdata[0]
    SLICE_X106Y228       FDRE                                         r  design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.803    11.985    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X106Y228       FDRE                                         r  design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[0]/C
                         clock pessimism              0.087    12.072    
                         clock uncertainty           -0.130    11.942    
    SLICE_X106Y228       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    11.967    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         11.967    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.426ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 0.447ns (6.831%)  route 6.097ns (93.169%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 11.964 - 10.000 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.453ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.410ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.750     1.976    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.055 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.336     2.391    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/dout[15]
    SLICE_X26Y75         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.481 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.091     2.572    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6_n_0
    SLICE_X26Y75         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.660 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.264     2.924    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X27Y75         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     3.024 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.678     3.702    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X22Y83         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     3.792 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[10]_INST_0/O
                         net (fo=36, routed)          4.728     8.520    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/s_axi_wdata[10]
    SLICE_X103Y217       FDRE                                         r  design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.782    11.964    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X103Y217       FDRE                                         r  design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[10]/C
                         clock pessimism              0.087    12.051    
                         clock uncertainty           -0.130    11.921    
    SLICE_X103Y217       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    11.946    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[10]
  -------------------------------------------------------------------
                         required time                         11.946    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  3.426    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 0.446ns (6.823%)  route 6.091ns (93.177%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 11.985 - 10.000 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.453ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.410ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.750     1.976    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.055 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.336     2.391    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/dout[15]
    SLICE_X26Y75         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.481 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.091     2.572    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6_n_0
    SLICE_X26Y75         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.660 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.264     2.924    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X27Y75         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     3.024 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.512     3.536    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X22Y81         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     3.625 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[7]_INST_0/O
                         net (fo=31, routed)          4.888     8.513    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/s_axi_wdata[7]
    SLICE_X106Y228       FDRE                                         r  design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.803    11.985    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X106Y228       FDRE                                         r  design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[7]/C
                         clock pessimism              0.087    12.072    
                         clock uncertainty           -0.130    11.942    
    SLICE_X106Y228       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.967    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[7]
  -------------------------------------------------------------------
                         required time                         11.967    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.468ns  (logic 0.509ns (7.870%)  route 5.959ns (92.130%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 11.965 - 10.000 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.453ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.410ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.750     1.976    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.055 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.336     2.391    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/dout[15]
    SLICE_X26Y75         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.481 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.091     2.572    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_6_n_0
    SLICE_X26Y75         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.660 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.264     2.924    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X27Y75         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     3.024 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.381     3.405    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X23Y79         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     3.557 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[8]_INST_0/O
                         net (fo=36, routed)          4.887     8.444    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/s_axi_wdata[8]
    SLICE_X102Y207       FDRE                                         r  design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.783    11.965    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X102Y207       FDRE                                         r  design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[8]/C
                         clock pessimism              0.087    12.052    
                         clock uncertainty           -0.130    11.922    
    SLICE_X102Y207       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    11.947    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[8]
  -------------------------------------------------------------------
                         required time                         11.947    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  3.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.060ns (37.500%)  route 0.100ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Net Delay (Source):      1.533ns (routing 0.410ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.453ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.533     1.715    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y73         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.775 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=18, routed)          0.100     1.875    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH1
    SLICE_X27Y71         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.761     1.987    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X27Y71         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/CLK
                         clock pessimism             -0.212     1.775    
    SLICE_X27Y71         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.863    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.060ns (37.500%)  route 0.100ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Net Delay (Source):      1.533ns (routing 0.410ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.453ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.533     1.715    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y73         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.775 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=18, routed)          0.100     1.875    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH1
    SLICE_X27Y71         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.761     1.987    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X27Y71         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/CLK
                         clock pessimism             -0.212     1.775    
    SLICE_X27Y71         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.863    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.060ns (37.500%)  route 0.100ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Net Delay (Source):      1.533ns (routing 0.410ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.453ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.533     1.715    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y73         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.775 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=18, routed)          0.100     1.875    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH1
    SLICE_X27Y71         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.761     1.987    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X27Y71         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/CLK
                         clock pessimism             -0.212     1.775    
    SLICE_X27Y71         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.863    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.060ns (37.500%)  route 0.100ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Net Delay (Source):      1.533ns (routing 0.410ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.453ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.533     1.715    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y73         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.775 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=18, routed)          0.100     1.875    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH1
    SLICE_X27Y71         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.761     1.987    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X27Y71         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/CLK
                         clock pessimism             -0.212     1.775    
    SLICE_X27Y71         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.863    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.060ns (37.500%)  route 0.100ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Net Delay (Source):      1.533ns (routing 0.410ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.453ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.533     1.715    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y73         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.775 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=18, routed)          0.100     1.875    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH1
    SLICE_X27Y71         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.761     1.987    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X27Y71         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC/CLK
                         clock pessimism             -0.212     1.775    
    SLICE_X27Y71         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.863    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.060ns (37.500%)  route 0.100ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Net Delay (Source):      1.533ns (routing 0.410ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.453ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.533     1.715    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y73         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.775 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=18, routed)          0.100     1.875    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH1
    SLICE_X27Y71         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.761     1.987    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X27Y71         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1/CLK
                         clock pessimism             -0.212     1.775    
    SLICE_X27Y71         RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.863    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.060ns (37.500%)  route 0.100ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Net Delay (Source):      1.533ns (routing 0.410ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.453ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.533     1.715    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y73         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.775 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=18, routed)          0.100     1.875    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH1
    SLICE_X27Y71         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.761     1.987    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X27Y71         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD/CLK
                         clock pessimism             -0.212     1.775    
    SLICE_X27Y71         RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.863    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.060ns (37.500%)  route 0.100ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Net Delay (Source):      1.533ns (routing 0.410ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.453ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.533     1.715    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y73         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.775 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=18, routed)          0.100     1.875    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH1
    SLICE_X27Y71         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.761     1.987    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X27Y71         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD_D1/CLK
                         clock pessimism             -0.212     1.775    
    SLICE_X27Y71         RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.863    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.060ns (37.500%)  route 0.100ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Net Delay (Source):      1.533ns (routing 0.410ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.453ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.533     1.715    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y73         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.775 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=18, routed)          0.100     1.875    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH1
    SLICE_X27Y71         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.761     1.987    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X27Y71         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME/CLK
                         clock pessimism             -0.212     1.775    
    SLICE_X27Y71         RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.863    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.060ns (37.500%)  route 0.100ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Net Delay (Source):      1.533ns (routing 0.410ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.453ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.533     1.715    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y73         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.775 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=18, routed)          0.100     1.875    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH1
    SLICE_X27Y71         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.761     1.987    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X27Y71         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME_D1/CLK
                         clock pessimism             -0.212     1.775    
    SLICE_X27Y71         RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.863    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME_D1
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y0  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y1  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y2  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y3  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y0  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y1  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     PS8/MAXIGP0ACLK   n/a            3.000         10.000      7.000      PS8_X0Y0    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK   n/a            3.000         10.000      7.000      PS8_X0Y0    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y0  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y1  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_diff_clock_clk_p
  To Clock:  sys_diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_diff_clock_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_diff_clock_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y0  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 0.750 }
Period(ns):         1.500
Sources:            { design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FE/CORE_CLK         n/a            1.499         1.500       0.001      FE_X0Y6      design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
Min Period        n/a     FE/CORE_CLK         n/a            1.499         1.500       0.001      FE_X0Y5      design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
Min Period        n/a     BUFGCE/I            n/a            1.290         1.500       0.210      BUFGCE_X0Y8  design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         1.500       0.429      MMCM_X0Y0    design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
Low Pulse Width   Fast    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y6      design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
Low Pulse Width   Slow    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y6      design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
Low Pulse Width   Slow    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y5      design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
Low Pulse Width   Fast    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y5      design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
High Pulse Width  Slow    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y6      design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
High Pulse Width  Fast    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y6      design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
High Pulse Width  Slow    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y5      design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
High Pulse Width  Fast    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y5      design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0
  To Clock:  clk_out2_design_1_clk_wiz_0

Setup :           84  Failing Endpoints,  Worst Slack       -0.046ns,  Total Violation       -1.650ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.046ns  (required time - arrival time)
  Source:                 design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_82/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 2.559ns (76.138%)  route 0.802ns (23.862%))
  Logic Levels:           8  (LUT6=1 RAMB36E2=7)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 8.326 - 3.333 ) 
    Source Clock Delay      (SCD):    4.614ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.354ns (routing 1.711ns, distribution 1.643ns)
  Clock Net Delay (Destination): 3.184ns (routing 1.553ns, distribution 1.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       3.354     4.614    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y39         RAMB36E2                                     r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_82/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y39         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      1.131     5.745 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_82/CASDOUTB[0]
                         net (fo=1, routed)           0.028     5.773    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_82_n_67
    RAMB36_X0Y40         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     5.983 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_83/CASDOUTB[0]
                         net (fo=1, routed)           0.028     6.011    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_83_n_67
    RAMB36_X0Y41         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     6.221 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_84/CASDOUTB[0]
                         net (fo=1, routed)           0.028     6.249    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_84_n_67
    RAMB36_X0Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     6.459 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_85/CASDOUTB[0]
                         net (fo=1, routed)           0.028     6.487    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_85_n_67
    RAMB36_X0Y43         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     6.697 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_86/CASDOUTB[0]
                         net (fo=1, routed)           0.028     6.725    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_86_n_67
    RAMB36_X0Y44         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     6.935 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_87/CASDOUTB[0]
                         net (fo=1, routed)           0.028     6.963    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_87_n_67
    RAMB36_X0Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     7.173 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_88/CASDOUTB[0]
                         net (fo=1, routed)           0.028     7.201    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_88_n_67
    RAMB36_X0Y46         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.117     7.318 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_89/DOUTBDOUT[0]
                         net (fo=1, routed)           0.560     7.878    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_89_n_131
    SLICE_X12Y244        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     7.929 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][72]_i_1/O
                         net (fo=1, routed)           0.046     7.975    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][72]_i_1_n_0
    SLICE_X12Y244        FDRE                                         r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       3.184     8.326    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X12Y244        FDRE                                         r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]/C
                         clock pessimism             -0.369     7.957    
                         clock uncertainty           -0.053     7.904    
    SLICE_X12Y244        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.929    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][72]
  -------------------------------------------------------------------
                         required time                          7.929    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                 -0.046    

Slack (VIOLATED) :        -0.045ns  (required time - arrival time)
  Source:                 design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.080ns (2.651%)  route 2.938ns (97.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 7.925 - 3.333 ) 
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.971ns (routing 1.711ns, distribution 1.260ns)
  Clock Net Delay (Destination): 2.783ns (routing 1.553ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.971     4.231    design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X45Y370        FDRE                                         r  design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y370        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.311 r  design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=73, routed)          2.938     7.249    design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[2]
    RAMB36_X2Y91         RAMB36E2                                     r  design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.783     7.925    design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y91         RAMB36E2                                     r  design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12/CLKBWRCLK
                         clock pessimism             -0.383     7.542    
                         clock uncertainty           -0.053     7.489    
    RAMB36_X2Y91         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.285     7.204    design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12
  -------------------------------------------------------------------
                         required time                          7.204    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                 -0.045    

Slack (VIOLATED) :        -0.043ns  (required time - arrival time)
  Source:                 design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_17/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 2.522ns (79.734%)  route 0.641ns (20.266%))
  Logic Levels:           8  (LUT3=1 RAMB36E2=7)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 8.103 - 3.333 ) 
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    -0.292ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.403ns (routing 1.711ns, distribution 1.692ns)
  Clock Net Delay (Destination): 2.961ns (routing 1.553ns, distribution 1.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       3.403     4.663    design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X11Y52        RAMB36E2                                     r  design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_17/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y52        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[19])
                                                      1.022     5.685 r  design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_17/CASDOUTB[19]
                         net (fo=1, routed)           0.027     5.712    design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_17_n_48
    RAMB36_X11Y53        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[19]_CASDOUTB[19])
                                                      0.210     5.922 r  design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_18/CASDOUTB[19]
                         net (fo=1, routed)           0.027     5.949    design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_18_n_48
    RAMB36_X11Y54        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[19]_CASDOUTB[19])
                                                      0.210     6.159 r  design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_19/CASDOUTB[19]
                         net (fo=1, routed)           0.027     6.186    design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_19_n_48
    RAMB36_X11Y55        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[19]_CASDOUTB[19])
                                                      0.210     6.396 r  design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_20/CASDOUTB[19]
                         net (fo=1, routed)           0.027     6.423    design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_20_n_48
    RAMB36_X11Y56        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[19]_CASDOUTB[19])
                                                      0.210     6.633 r  design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_21/CASDOUTB[19]
                         net (fo=1, routed)           0.027     6.660    design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_21_n_48
    RAMB36_X11Y57        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[19]_CASDOUTB[19])
                                                      0.210     6.870 r  design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_22/CASDOUTB[19]
                         net (fo=1, routed)           0.027     6.897    design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_22_n_48
    RAMB36_X11Y58        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[19]_CASDOUTB[19])
                                                      0.210     7.107 r  design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_23/CASDOUTB[19]
                         net (fo=1, routed)           0.027     7.134    design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_23_n_48
    RAMB36_X11Y59        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[19]_DOUTBDOUT[19])
                                                      0.117     7.251 r  design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_24/DOUTBDOUT[19]
                         net (fo=1, routed)           0.401     7.652    design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_24_n_112
    SLICE_X108Y299       LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     7.775 r  design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][55]_i_1/O
                         net (fo=1, routed)           0.051     7.826    design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][55]_i_1_n_0
    SLICE_X108Y299       FDRE                                         r  design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.961     8.103    design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X108Y299       FDRE                                         r  design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]/C
                         clock pessimism             -0.292     7.811    
                         clock uncertainty           -0.053     7.758    
    SLICE_X108Y299       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     7.783    design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.042ns  (required time - arrival time)
  Source:                 design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.824ns  (logic 0.078ns (2.762%)  route 2.746ns (97.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.533ns = ( 7.866 - 3.333 ) 
    Source Clock Delay      (SCD):    4.338ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.711ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.724ns (routing 1.553ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       3.078     4.338    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X31Y277        FDRE                                         r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y277        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     4.416 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/Q
                         net (fo=99, routed)          2.746     7.162    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[3]
    RAMB36_X7Y64         RAMB36E2                                     r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.724     7.866    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X7Y64         RAMB36E2                                     r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKBWRCLK
                         clock pessimism             -0.387     7.479    
                         clock uncertainty           -0.053     7.426    
    RAMB36_X7Y64         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.306     7.120    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4
  -------------------------------------------------------------------
                         required time                          7.120    
                         arrival time                          -7.162    
  -------------------------------------------------------------------
                         slack                                 -0.042    

Slack (VIOLATED) :        -0.041ns  (required time - arrival time)
  Source:                 design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.076ns (2.575%)  route 2.875ns (97.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 7.770 - 3.333 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.150ns (routing 1.711ns, distribution 1.439ns)
  Clock Net Delay (Destination): 2.628ns (routing 1.553ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       3.150     4.410    design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X37Y393        FDSE                                         r  design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y393        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     4.486 r  design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=196, routed)         2.875     7.361    design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/rstb
    SLICE_X49Y398        FDRE                                         r  design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.628     7.770    design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X49Y398        FDRE                                         r  design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]/C
                         clock pessimism             -0.323     7.447    
                         clock uncertainty           -0.053     7.394    
    SLICE_X49Y398        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     7.320    design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.041ns  (required time - arrival time)
  Source:                 design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.076ns (2.575%)  route 2.875ns (97.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 7.770 - 3.333 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.150ns (routing 1.711ns, distribution 1.439ns)
  Clock Net Delay (Destination): 2.628ns (routing 1.553ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       3.150     4.410    design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X37Y393        FDSE                                         r  design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y393        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     4.486 r  design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=196, routed)         2.875     7.361    design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/rstb
    SLICE_X49Y398        FDRE                                         r  design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.628     7.770    design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X49Y398        FDRE                                         r  design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]/C
                         clock pessimism             -0.323     7.447    
                         clock uncertainty           -0.053     7.394    
    SLICE_X49Y398        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     7.320    design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.041ns  (required time - arrival time)
  Source:                 design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_58/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 2.504ns (78.201%)  route 0.698ns (21.799%))
  Logic Levels:           8  (LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 8.116 - 3.333 ) 
    Source Clock Delay      (SCD):    4.540ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.280ns (routing 1.711ns, distribution 1.569ns)
  Clock Net Delay (Destination): 2.974ns (routing 1.553ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       3.280     4.540    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y59         RAMB36E2                                     r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_58/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y59         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[25])
                                                      1.039     5.579 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_58/CASDOUTB[25]
                         net (fo=1, routed)           0.026     5.605    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_58_n_42
    RAMB36_X0Y60         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[25]_CASDOUTB[25])
                                                      0.210     5.815 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_59/CASDOUTB[25]
                         net (fo=1, routed)           0.026     5.841    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_59_n_42
    RAMB36_X0Y61         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[25]_CASDOUTB[25])
                                                      0.210     6.051 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_60/CASDOUTB[25]
                         net (fo=1, routed)           0.026     6.077    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_60_n_42
    RAMB36_X0Y62         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[25]_CASDOUTB[25])
                                                      0.210     6.287 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_61/CASDOUTB[25]
                         net (fo=1, routed)           0.026     6.313    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_61_n_42
    RAMB36_X0Y63         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[25]_CASDOUTB[25])
                                                      0.210     6.523 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_62/CASDOUTB[25]
                         net (fo=1, routed)           0.026     6.549    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_62_n_42
    RAMB36_X0Y64         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[25]_CASDOUTB[25])
                                                      0.210     6.759 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_63/CASDOUTB[25]
                         net (fo=1, routed)           0.026     6.785    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_63_n_42
    RAMB36_X0Y65         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[25]_CASDOUTB[25])
                                                      0.210     6.995 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_64/CASDOUTB[25]
                         net (fo=1, routed)           0.026     7.021    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_64_n_42
    RAMB36_X0Y66         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[25]_DOUTBDOUT[25])
                                                      0.117     7.138 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_65/DOUTBDOUT[25]
                         net (fo=1, routed)           0.467     7.605    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_65_n_106
    SLICE_X17Y339        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     7.693 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][61]_i_1/O
                         net (fo=1, routed)           0.049     7.742    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][61]_i_1_n_0
    SLICE_X17Y339        FDRE                                         r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.974     8.116    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X17Y339        FDRE                                         r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]/C
                         clock pessimism             -0.387     7.729    
                         clock uncertainty           -0.053     7.676    
    SLICE_X17Y339        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     7.701    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]
  -------------------------------------------------------------------
                         required time                          7.701    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.039ns  (required time - arrival time)
  Source:                 design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 2.504ns (75.015%)  route 0.834ns (24.985%))
  Logic Levels:           8  (LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.708ns = ( 8.041 - 3.333 ) 
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.067ns (routing 1.711ns, distribution 1.356ns)
  Clock Net Delay (Destination): 2.899ns (routing 1.553ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       3.067     4.327    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y55         RAMB36E2                                     r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[10])
                                                      1.038     5.365 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CASDOUTB[10]
                         net (fo=1, routed)           0.028     5.393    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10_n_57
    RAMB36_X5Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[10]_CASDOUTB[10])
                                                      0.210     5.603 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/CASDOUTB[10]
                         net (fo=1, routed)           0.028     5.631    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11_n_57
    RAMB36_X5Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[10]_CASDOUTB[10])
                                                      0.210     5.841 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12/CASDOUTB[10]
                         net (fo=1, routed)           0.028     5.869    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12_n_57
    RAMB36_X5Y58         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[10]_CASDOUTB[10])
                                                      0.210     6.079 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13/CASDOUTB[10]
                         net (fo=1, routed)           0.028     6.107    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13_n_57
    RAMB36_X5Y59         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[10]_CASDOUTB[10])
                                                      0.210     6.317 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_14/CASDOUTB[10]
                         net (fo=1, routed)           0.028     6.345    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_14_n_57
    RAMB36_X5Y60         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[10]_CASDOUTB[10])
                                                      0.210     6.555 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_15/CASDOUTB[10]
                         net (fo=1, routed)           0.028     6.583    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_15_n_57
    RAMB36_X5Y61         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[10]_CASDOUTB[10])
                                                      0.210     6.793 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_16/CASDOUTB[10]
                         net (fo=1, routed)           0.028     6.821    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_16_n_57
    RAMB36_X5Y62         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[10]_DOUTBDOUT[10])
                                                      0.117     6.938 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_17/DOUTBDOUT[10]
                         net (fo=1, routed)           0.590     7.528    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_17_n_121
    SLICE_X74Y306        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     7.617 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_1/O
                         net (fo=1, routed)           0.048     7.665    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][10]_i_1_n_0
    SLICE_X74Y306        FDRE                                         r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.899     8.041    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X74Y306        FDRE                                         r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]/C
                         clock pessimism             -0.387     7.654    
                         clock uncertainty           -0.053     7.601    
    SLICE_X74Y306        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     7.626    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.626    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                 -0.039    

Slack (VIOLATED) :        -0.038ns  (required time - arrival time)
  Source:                 design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_33/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 2.466ns (78.560%)  route 0.673ns (21.440%))
  Logic Levels:           8  (LUT3=1 RAMB36E2=7)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.665ns = ( 7.998 - 3.333 ) 
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    -0.304ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.305ns (routing 1.711ns, distribution 1.594ns)
  Clock Net Delay (Destination): 2.856ns (routing 1.553ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       3.305     4.565    design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X9Y76         RAMB36E2                                     r  design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_33/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y76         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[10])
                                                      1.038     5.603 r  design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_33/CASDOUTB[10]
                         net (fo=1, routed)           0.028     5.631    design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_33_n_57
    RAMB36_X9Y77         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[10]_CASDOUTB[10])
                                                      0.210     5.841 r  design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_34/CASDOUTB[10]
                         net (fo=1, routed)           0.028     5.869    design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_34_n_57
    RAMB36_X9Y78         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[10]_CASDOUTB[10])
                                                      0.210     6.079 r  design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_35/CASDOUTB[10]
                         net (fo=1, routed)           0.028     6.107    design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_35_n_57
    RAMB36_X9Y79         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[10]_CASDOUTB[10])
                                                      0.210     6.317 r  design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_36/CASDOUTB[10]
                         net (fo=1, routed)           0.028     6.345    design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_36_n_57
    RAMB36_X9Y80         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[10]_CASDOUTB[10])
                                                      0.210     6.555 r  design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_37/CASDOUTB[10]
                         net (fo=1, routed)           0.028     6.583    design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_37_n_57
    RAMB36_X9Y81         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[10]_CASDOUTB[10])
                                                      0.210     6.793 r  design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_38/CASDOUTB[10]
                         net (fo=1, routed)           0.028     6.821    design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_38_n_57
    RAMB36_X9Y82         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[10]_CASDOUTB[10])
                                                      0.210     7.031 r  design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_39/CASDOUTB[10]
                         net (fo=1, routed)           0.028     7.059    design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_39_n_57
    RAMB36_X9Y83         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[10]_DOUTBDOUT[10])
                                                      0.117     7.176 r  design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_40/DOUTBDOUT[10]
                         net (fo=1, routed)           0.411     7.587    design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_40_n_121
    SLICE_X86Y416        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     7.638 r  design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][82]_i_1/O
                         net (fo=1, routed)           0.066     7.704    design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][82]_i_1_n_0
    SLICE_X86Y416        FDRE                                         r  design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.856     7.998    design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X86Y416        FDRE                                         r  design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]/C
                         clock pessimism             -0.304     7.694    
                         clock uncertainty           -0.053     7.641    
    SLICE_X86Y416        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.666    design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][82]
  -------------------------------------------------------------------
                         required time                          7.666    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                 -0.038    

Slack (VIOLATED) :        -0.038ns  (required time - arrival time)
  Source:                 design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.079ns (2.762%)  route 2.781ns (97.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 7.814 - 3.333 ) 
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    -0.319ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.076ns (routing 1.711ns, distribution 1.365ns)
  Clock Net Delay (Destination): 2.672ns (routing 1.553ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       3.076     4.336    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X31Y277        FDRE                                         r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y277        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.415 r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/Q
                         net (fo=99, routed)          2.781     7.196    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[7]
    RAMB36_X5Y55         RAMB36E2                                     r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.672     7.814    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y55         RAMB36E2                                     r  design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKBWRCLK
                         clock pessimism             -0.319     7.495    
                         clock uncertainty           -0.053     7.442    
    RAMB36_X5Y55         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.284     7.158    design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10
  -------------------------------------------------------------------
                         required time                          7.158    
                         arrival time                          -7.196    
  -------------------------------------------------------------------
                         slack                                 -0.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/stats/inst/t_V_2_reg_608_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/stats/inst/t_V_1_reg_226_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.058ns (39.726%)  route 0.088ns (60.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.187ns
    Source Clock Delay      (SCD):    4.441ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Net Delay (Source):      2.632ns (routing 1.553ns, distribution 1.079ns)
  Clock Net Delay (Destination): 2.927ns (routing 1.711ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.632     4.441    design_1_i/stats/inst/ap_clk
    SLICE_X40Y344        FDRE                                         r  design_1_i/stats/inst/t_V_2_reg_608_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y344        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.499 r  design_1_i/stats/inst/t_V_2_reg_608_reg[5]/Q
                         net (fo=1, routed)           0.088     4.587    design_1_i/stats/inst/t_V_2_reg_608[5]
    SLICE_X41Y344        FDRE                                         r  design_1_i/stats/inst/t_V_1_reg_226_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.927     4.187    design_1_i/stats/inst/ap_clk
    SLICE_X41Y344        FDRE                                         r  design_1_i/stats/inst/t_V_1_reg_226_reg[5]/C
                         clock pessimism              0.330     4.517    
    SLICE_X41Y344        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     4.577    design_1_i/stats/inst/t_V_1_reg_226_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.577    
                         arrival time                           4.587    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/chan_real_noise3_lfs_reg[79]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/chan_real_noise3_lfs_reg[78]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.136ns (57.384%)  route 0.101ns (42.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    4.505ns
    Clock Pessimism Removal (CPR):    -0.313ns
  Clock Net Delay (Source):      2.696ns (routing 1.553ns, distribution 1.143ns)
  Clock Net Delay (Destination): 3.097ns (routing 1.711ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.696     4.505    design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/ap_clk
    SLICE_X33Y280        FDSE                                         r  design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/chan_real_noise3_lfs_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y280        FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.563 r  design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/chan_real_noise3_lfs_reg[79]/Q
                         net (fo=5, routed)           0.091     4.654    design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/chan_real_noise3_lfs_reg_n_0_[79]
    SLICE_X32Y280        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.078     4.732 r  design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/chan_real_noise3_lfs[78]_i_1/O
                         net (fo=1, routed)           0.010     4.742    design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/p_Result_s_fu_776_p3[78]
    SLICE_X32Y280        FDSE                                         r  design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/chan_real_noise3_lfs_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       3.097     4.357    design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/ap_clk
    SLICE_X32Y280        FDSE                                         r  design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/chan_real_noise3_lfs_reg[78]/C
                         clock pessimism              0.313     4.670    
    SLICE_X32Y280        FDSE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     4.732    design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/chan_real_noise3_lfs_reg[78]
  -------------------------------------------------------------------
                         required time                         -4.732    
                         arrival time                           4.742    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/demod/inst/tmp_502_reg_18813_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/demod/inst/underflow_37_5_reg_19399_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.083ns (48.256%)  route 0.089ns (51.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.171ns
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Net Delay (Source):      2.590ns (routing 1.553ns, distribution 1.037ns)
  Clock Net Delay (Destination): 2.911ns (routing 1.711ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.590     4.399    design_1_i/demod/inst/ap_clk
    SLICE_X50Y334        FDRE                                         r  design_1_i/demod/inst/tmp_502_reg_18813_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y334        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.460 r  design_1_i/demod/inst/tmp_502_reg_18813_reg[0]/Q
                         net (fo=3, routed)           0.067     4.527    design_1_i/demod/inst/tmp_502_reg_18813
    SLICE_X49Y334        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.022     4.549 r  design_1_i/demod/inst/underflow_37_5_reg_19399[0]_i_1/O
                         net (fo=1, routed)           0.022     4.571    design_1_i/demod/inst/underflow_37_5_fu_13417_p2
    SLICE_X49Y334        FDRE                                         r  design_1_i/demod/inst/underflow_37_5_reg_19399_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.911     4.171    design_1_i/demod/inst/ap_clk
    SLICE_X49Y334        FDRE                                         r  design_1_i/demod/inst/underflow_37_5_reg_19399_reg[0]/C
                         clock pessimism              0.329     4.500    
    SLICE_X49Y334        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     4.560    design_1_i/demod/inst/underflow_37_5_reg_19399_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.560    
                         arrival time                           4.571    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_U/demod_func1_demoddEe_rom_U/q0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_2_reg_2556_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.061ns (37.423%)  route 0.102ns (62.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.217ns
    Source Clock Delay      (SCD):    4.447ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Net Delay (Source):      2.638ns (routing 1.553ns, distribution 1.085ns)
  Clock Net Delay (Destination): 2.957ns (routing 1.711ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.638     4.447    design_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_U/demod_func1_demoddEe_rom_U/ap_clk
    SLICE_X64Y328        FDRE                                         r  design_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_U/demod_func1_demoddEe_rom_U/q0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y328        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.508 r  design_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_U/demod_func1_demoddEe_rom_U/q0_reg[3]/Q
                         net (fo=1, routed)           0.102     4.610    design_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_U_n_6
    SLICE_X62Y328        FDRE                                         r  design_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_2_reg_2556_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.957     4.217    design_1_i/demod/inst/grp_demod_func1_fu_464/ap_clk
    SLICE_X62Y328        FDRE                                         r  design_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_2_reg_2556_reg[6]/C
                         clock pessimism              0.322     4.539    
    SLICE_X62Y328        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     4.599    design_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_2_reg_2556_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.599    
                         arrival time                           4.610    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/chan_real_noise1_lfs_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/norm_V_load_12_0_1_reg_1670_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.080ns (44.693%)  route 0.099ns (55.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    4.450ns
    Clock Pessimism Removal (CPR):    -0.316ns
  Clock Net Delay (Source):      2.641ns (routing 1.553ns, distribution 1.088ns)
  Clock Net Delay (Destination): 2.982ns (routing 1.711ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.641     4.450    design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/ap_clk
    SLICE_X62Y267        FDSE                                         r  design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/chan_real_noise1_lfs_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y267        FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.508 r  design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/chan_real_noise1_lfs_reg[27]/Q
                         net (fo=9, routed)           0.075     4.583    design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/sel0[5]
    SLICE_X64Y267        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.022     4.605 r  design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/norm_V_load_12_0_1_reg_1670[12]_i_1/O
                         net (fo=1, routed)           0.024     4.629    design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/norm_V_load_12_0_1_fu_354_p3[12]
    SLICE_X64Y267        FDRE                                         r  design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/norm_V_load_12_0_1_reg_1670_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.982     4.242    design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/ap_clk
    SLICE_X64Y267        FDRE                                         r  design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/norm_V_load_12_0_1_reg_1670_reg[12]/C
                         clock pessimism              0.316     4.558    
    SLICE_X64Y267        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     4.618    design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/norm_V_load_12_0_1_reg_1670_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.618    
                         arrival time                           4.629    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/chan_imag_noise2_lfs_reg[103]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/tmp_398_3_reg_1771_pp0_iter2_reg_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.058ns (43.284%)  route 0.076ns (56.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.228ns
    Source Clock Delay      (SCD):    4.412ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Net Delay (Source):      2.603ns (routing 1.553ns, distribution 1.050ns)
  Clock Net Delay (Destination): 2.968ns (routing 1.711ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.603     4.412    design_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/ap_clk
    SLICE_X53Y254        FDSE                                         r  design_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/chan_imag_noise2_lfs_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y254        FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.470 r  design_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/chan_imag_noise2_lfs_reg[103]/Q
                         net (fo=5, routed)           0.076     4.546    design_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/chan_imag_noise2_lfs_reg_n_0_[103]
    SLICE_X53Y253        SRL16E                                       r  design_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/tmp_398_3_reg_1771_pp0_iter2_reg_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.968     4.228    design_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/ap_clk
    SLICE_X53Y253        SRL16E                                       r  design_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/tmp_398_3_reg_1771_pp0_iter2_reg_reg[7]_srl3/CLK
                         clock pessimism              0.275     4.503    
    SLICE_X53Y253        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     4.535    design_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/tmp_398_3_reg_1771_pp0_iter2_reg_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -4.535    
                         arrival time                           4.546    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[168]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[360]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.059ns (32.961%)  route 0.120ns (67.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.252ns
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Net Delay (Source):      2.661ns (routing 1.553ns, distribution 1.108ns)
  Clock Net Delay (Destination): 2.992ns (routing 1.711ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.661     4.470    design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X45Y370        FDRE                                         r  design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y370        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     4.529 r  design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[168]/Q
                         net (fo=3, routed)           0.120     4.649    design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data[168]
    SLICE_X44Y371        FDRE                                         r  design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[360]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.992     4.252    design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X44Y371        FDRE                                         r  design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[360]/C
                         clock pessimism              0.326     4.578    
    SLICE_X44Y371        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     4.638    design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[360]
  -------------------------------------------------------------------
                         required time                         -4.638    
                         arrival time                           4.649    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[300]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.287%)  route 0.068ns (52.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.241ns
    Source Clock Delay      (SCD):    4.462ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Net Delay (Source):      2.653ns (routing 1.553ns, distribution 1.100ns)
  Clock Net Delay (Destination): 2.981ns (routing 1.711ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.653     4.462    design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X49Y363        FDRE                                         r  design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y363        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.523 r  design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[108]/Q
                         net (fo=3, routed)           0.068     4.591    design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data[108]
    SLICE_X49Y364        FDRE                                         r  design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[300]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.981     4.241    design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X49Y364        FDRE                                         r  design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[300]/C
                         clock pessimism              0.276     4.517    
    SLICE_X49Y364        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.579    design_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[300]
  -------------------------------------------------------------------
                         required time                         -4.579    
                         arrival time                           4.591    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/demod/inst/grp_demod_func2_fu_486/sym_M_real_V_read_reg_2367_pp0_iter1_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/demod/inst/grp_demod_func2_fu_486/sym_M_real_V_read_reg_2367_pp0_iter3_reg_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.058ns (26.728%)  route 0.159ns (73.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    4.408ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Net Delay (Source):      2.599ns (routing 1.553ns, distribution 1.046ns)
  Clock Net Delay (Destination): 2.937ns (routing 1.711ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.599     4.408    design_1_i/demod/inst/grp_demod_func2_fu_486/ap_clk
    SLICE_X55Y299        FDRE                                         r  design_1_i/demod/inst/grp_demod_func2_fu_486/sym_M_real_V_read_reg_2367_pp0_iter1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y299        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.466 r  design_1_i/demod/inst/grp_demod_func2_fu_486/sym_M_real_V_read_reg_2367_pp0_iter1_reg_reg[5]/Q
                         net (fo=7, routed)           0.159     4.625    design_1_i/demod/inst/grp_demod_func2_fu_486/sym_M_real_V_read_reg_2367_pp0_iter1_reg[5]
    SLICE_X56Y300        SRL16E                                       r  design_1_i/demod/inst/grp_demod_func2_fu_486/sym_M_real_V_read_reg_2367_pp0_iter3_reg_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.937     4.197    design_1_i/demod/inst/grp_demod_func2_fu_486/ap_clk
    SLICE_X56Y300        SRL16E                                       r  design_1_i/demod/inst/grp_demod_func2_fu_486/sym_M_real_V_read_reg_2367_pp0_iter3_reg_reg[5]_srl2/CLK
                         clock pessimism              0.387     4.584    
    SLICE_X56Y300        SRL16E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.029     4.613    design_1_i/demod/inst/grp_demod_func2_fu_486/sym_M_real_V_read_reg_2367_pp0_iter3_reg_reg[5]_srl2
  -------------------------------------------------------------------
                         required time                         -4.613    
                         arrival time                           4.625    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/q1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_GRADIENT_V_0_3_reg_2581_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.061ns (48.413%)  route 0.065ns (51.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.186ns
    Source Clock Delay      (SCD):    4.414ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      2.605ns (routing 1.553ns, distribution 1.052ns)
  Clock Net Delay (Destination): 2.926ns (routing 1.711ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.605     4.414    design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_clk
    SLICE_X51Y314        FDRE                                         r  design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/q1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y314        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.475 r  design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/q1_reg[8]/Q
                         net (fo=1, routed)           0.065     4.540    design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_GRADIENT_V_0_U_n_21
    SLICE_X51Y313        FDRE                                         r  design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_GRADIENT_V_0_3_reg_2581_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.926     4.186    design_1_i/demod/inst/grp_demod_func3_fu_508/ap_clk
    SLICE_X51Y313        FDRE                                         r  design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_GRADIENT_V_0_3_reg_2581_reg[9]/C
                         clock pessimism              0.280     4.466    
    SLICE_X51Y313        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.528    design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_GRADIENT_V_0_3_reg_2581_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.528    
                         arrival time                           4.540    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FE/M_AXIS_DOUT_ACLK        n/a            2.500         3.333       0.833      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
Min Period        n/a     FE/M_AXIS_STATUS_ACLK      n/a            2.500         3.333       0.833      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
Min Period        n/a     FE/S_AXIS_CTRL_ACLK        n/a            2.500         3.333       0.833      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
Min Period        n/a     FE/S_AXIS_DIN_ACLK         n/a            2.500         3.333       0.833      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_ACLK
Min Period        n/a     FE/S_AXIS_DIN_WORDS_ACLK   n/a            2.500         3.333       0.833      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_WORDS_ACLK
Min Period        n/a     FE/S_AXIS_DOUT_WORDS_ACLK  n/a            2.500         3.333       0.833      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DOUT_WORDS_ACLK
Min Period        n/a     FE/M_AXIS_DOUT_ACLK        n/a            2.500         3.333       0.833      FE_X0Y5   design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
Min Period        n/a     FE/M_AXIS_STATUS_ACLK      n/a            2.500         3.333       0.833      FE_X0Y5   design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
Min Period        n/a     FE/S_AXIS_CTRL_ACLK        n/a            2.500         3.333       0.833      FE_X0Y5   design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
Min Period        n/a     FE/S_AXIS_DIN_ACLK         n/a            2.500         3.333       0.833      FE_X0Y5   design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_ACLK
Low Pulse Width   Fast    FE/M_AXIS_DOUT_ACLK        n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
Low Pulse Width   Fast    FE/M_AXIS_STATUS_ACLK      n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
Low Pulse Width   Fast    FE/S_AXIS_CTRL_ACLK        n/a            0.800         1.667       0.867      FE_X0Y5   design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
Low Pulse Width   Slow    FE/M_AXIS_STATUS_ACLK      n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
Low Pulse Width   Slow    FE/S_AXIS_CTRL_ACLK        n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
Low Pulse Width   Fast    FE/S_AXIS_CTRL_ACLK        n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
Low Pulse Width   Slow    FE/S_AXIS_DIN_ACLK         n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_ACLK
Low Pulse Width   Slow    FE/S_AXIS_DIN_WORDS_ACLK   n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_WORDS_ACLK
Low Pulse Width   Slow    FE/M_AXIS_DOUT_ACLK        n/a            0.800         1.667       0.867      FE_X0Y5   design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
Low Pulse Width   Slow    FE/M_AXIS_STATUS_ACLK      n/a            0.800         1.667       0.867      FE_X0Y5   design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
High Pulse Width  Slow    FE/M_AXIS_DOUT_ACLK        n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
High Pulse Width  Slow    FE/M_AXIS_STATUS_ACLK      n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
High Pulse Width  Fast    FE/S_AXIS_CTRL_ACLK        n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
High Pulse Width  Slow    FE/S_AXIS_DIN_ACLK         n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_ACLK
High Pulse Width  Fast    FE/S_AXIS_DIN_WORDS_ACLK   n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_WORDS_ACLK
High Pulse Width  Slow    FE/S_AXIS_DOUT_WORDS_ACLK  n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DOUT_WORDS_ACLK
High Pulse Width  Fast    FE/S_AXIS_DOUT_WORDS_ACLK  n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DOUT_WORDS_ACLK
High Pulse Width  Fast    FE/M_AXIS_DOUT_ACLK        n/a            0.800         1.667       0.867      FE_X0Y5   design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
High Pulse Width  Fast    FE/M_AXIS_STATUS_ACLK      n/a            0.800         1.667       0.867      FE_X0Y5   design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
High Pulse Width  Slow    FE/S_AXIS_CTRL_ACLK        n/a            0.800         1.667       0.867      FE_X0Y5   design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0
  To Clock:  clk_out3_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.318ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.459ns  (logic 0.390ns (6.038%)  route 6.069ns (93.962%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.038ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.781ns (routing 1.189ns, distribution 1.592ns)
  Clock Net Delay (Destination): 2.484ns (routing 1.080ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.781     4.038    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X26Y68         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y68         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.117 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[2]/Q
                         net (fo=2, routed)           0.382     4.499    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/Q[1]
    SLICE_X25Y68         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.588 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=3, routed)           0.437     5.025    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[2]
    SLICE_X25Y68         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     5.122 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          1.444     6.566    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X31Y154        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     6.691 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[28]_INST_0/O
                         net (fo=10, routed)          3.806    10.497    design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/D[28]
    SLICE_X34Y337        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.484    14.290    design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/aclk
    SLICE_X34Y337        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i_reg[28]/C
                         clock pessimism             -0.440    13.850    
                         clock uncertainty           -0.060    13.790    
    SLICE_X34Y337        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    13.815    design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         13.815    
                         arrival time                         -10.497    
  -------------------------------------------------------------------
                         slack                                  3.318    

Slack (MET) :             3.412ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[118]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 0.474ns (7.605%)  route 5.759ns (92.395%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 14.259 - 10.000 ) 
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.189ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.453ns (routing 1.080ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.796     4.053    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y309        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y309        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.130 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=145, routed)         0.913     5.043    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[0]
    SLICE_X38Y314        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.142 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.521     5.663    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4
    SLICE_X37Y312        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     5.753 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.324     6.077    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X34Y310        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.068     6.145 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.187     8.332    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X27Y70         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     8.421 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.026     9.447    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X23Y133        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     9.498 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         0.788    10.286    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X31Y155        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[118]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.453    14.259    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X31Y155        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[118]/C
                         clock pessimism             -0.440    13.819    
                         clock uncertainty           -0.060    13.759    
    SLICE_X31Y155        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    13.698    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[118]
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                         -10.286    
  -------------------------------------------------------------------
                         slack                                  3.412    

Slack (MET) :             3.412ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 0.474ns (7.605%)  route 5.759ns (92.395%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 14.259 - 10.000 ) 
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.189ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.453ns (routing 1.080ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.796     4.053    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y309        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y309        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.130 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=145, routed)         0.913     5.043    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[0]
    SLICE_X38Y314        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.142 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.521     5.663    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4
    SLICE_X37Y312        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     5.753 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.324     6.077    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X34Y310        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.068     6.145 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.187     8.332    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X27Y70         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     8.421 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.026     9.447    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X23Y133        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     9.498 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         0.788    10.286    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X31Y155        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.453    14.259    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X31Y155        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                         clock pessimism             -0.440    13.819    
                         clock uncertainty           -0.060    13.759    
    SLICE_X31Y155        FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061    13.698    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                         -10.286    
  -------------------------------------------------------------------
                         slack                                  3.412    

Slack (MET) :             3.412ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 0.474ns (7.605%)  route 5.759ns (92.395%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 14.259 - 10.000 ) 
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.189ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.453ns (routing 1.080ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.796     4.053    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y309        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y309        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.130 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=145, routed)         0.913     5.043    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[0]
    SLICE_X38Y314        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.142 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.521     5.663    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4
    SLICE_X37Y312        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     5.753 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.324     6.077    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X34Y310        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.068     6.145 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.187     8.332    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X27Y70         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     8.421 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.026     9.447    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X23Y133        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     9.498 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         0.788    10.286    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X31Y155        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.453    14.259    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X31Y155        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[54]/C
                         clock pessimism             -0.440    13.819    
                         clock uncertainty           -0.060    13.759    
    SLICE_X31Y155        FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061    13.698    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[54]
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                         -10.286    
  -------------------------------------------------------------------
                         slack                                  3.412    

Slack (MET) :             3.412ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[86]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 0.474ns (7.605%)  route 5.759ns (92.395%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 14.259 - 10.000 ) 
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.189ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.453ns (routing 1.080ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.796     4.053    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y309        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y309        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.130 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=145, routed)         0.913     5.043    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[0]
    SLICE_X38Y314        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.142 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.521     5.663    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4
    SLICE_X37Y312        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     5.753 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.324     6.077    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X34Y310        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.068     6.145 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.187     8.332    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X27Y70         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     8.421 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.026     9.447    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X23Y133        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     9.498 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         0.788    10.286    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X31Y155        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[86]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.453    14.259    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X31Y155        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[86]/C
                         clock pessimism             -0.440    13.819    
                         clock uncertainty           -0.060    13.759    
    SLICE_X31Y155        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    13.698    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[86]
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                         -10.286    
  -------------------------------------------------------------------
                         slack                                  3.412    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[112]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 0.474ns (7.608%)  route 5.756ns (92.392%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.189ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.454ns (routing 1.080ns, distribution 1.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.796     4.053    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y309        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y309        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.130 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=145, routed)         0.913     5.043    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[0]
    SLICE_X38Y314        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.142 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.521     5.663    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4
    SLICE_X37Y312        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     5.753 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.324     6.077    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X34Y310        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.068     6.145 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.187     8.332    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X27Y70         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     8.421 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.026     9.447    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X23Y133        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     9.498 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         0.785    10.283    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X31Y155        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[112]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.454    14.260    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X31Y155        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[112]/C
                         clock pessimism             -0.440    13.820    
                         clock uncertainty           -0.060    13.760    
    SLICE_X31Y155        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060    13.700    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[112]
  -------------------------------------------------------------------
                         required time                         13.700    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 0.474ns (7.608%)  route 5.756ns (92.392%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.189ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.454ns (routing 1.080ns, distribution 1.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.796     4.053    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y309        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y309        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.130 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=145, routed)         0.913     5.043    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[0]
    SLICE_X38Y314        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.142 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.521     5.663    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4
    SLICE_X37Y312        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     5.753 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.324     6.077    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X34Y310        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.068     6.145 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.187     8.332    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X27Y70         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     8.421 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.026     9.447    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X23Y133        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     9.498 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         0.785    10.283    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X31Y155        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.454    14.260    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X31Y155        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]/C
                         clock pessimism             -0.440    13.820    
                         clock uncertainty           -0.060    13.760    
    SLICE_X31Y155        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060    13.700    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]
  -------------------------------------------------------------------
                         required time                         13.700    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[80]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 0.474ns (7.608%)  route 5.756ns (92.392%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.189ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.454ns (routing 1.080ns, distribution 1.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.796     4.053    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y309        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y309        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.130 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=145, routed)         0.913     5.043    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[0]
    SLICE_X38Y314        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.142 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.521     5.663    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4
    SLICE_X37Y312        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     5.753 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.324     6.077    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X34Y310        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.068     6.145 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.187     8.332    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X27Y70         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     8.421 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.026     9.447    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X23Y133        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     9.498 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         0.785    10.283    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X31Y155        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[80]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.454    14.260    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X31Y155        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[80]/C
                         clock pessimism             -0.440    13.820    
                         clock uncertainty           -0.060    13.760    
    SLICE_X31Y155        FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060    13.700    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[80]
  -------------------------------------------------------------------
                         required time                         13.700    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[90]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 0.474ns (7.608%)  route 5.756ns (92.392%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 14.260 - 10.000 ) 
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.189ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.454ns (routing 1.080ns, distribution 1.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.796     4.053    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y309        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y309        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.130 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=145, routed)         0.913     5.043    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[0]
    SLICE_X38Y314        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.142 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.521     5.663    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4
    SLICE_X37Y312        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     5.753 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.324     6.077    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X34Y310        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.068     6.145 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.187     8.332    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X27Y70         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     8.421 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.026     9.447    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X23Y133        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     9.498 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         0.785    10.283    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X31Y155        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[90]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.454    14.260    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X31Y155        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[90]/C
                         clock pessimism             -0.440    13.820    
                         clock uncertainty           -0.060    13.760    
    SLICE_X31Y155        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060    13.700    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[90]
  -------------------------------------------------------------------
                         required time                         13.700    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[118]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 0.522ns (8.417%)  route 5.680ns (91.583%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 14.259 - 10.000 ) 
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.189ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.453ns (routing 1.080ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.796     4.053    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y309        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y309        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.130 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=145, routed)         0.913     5.043    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[0]
    SLICE_X38Y314        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.142 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.521     5.663    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4
    SLICE_X37Y312        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     5.753 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.324     6.077    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X34Y310        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.068     6.145 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.187     8.332    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X27Y70         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     8.421 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.925     9.346    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X22Y133        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     9.445 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1__2/O
                         net (fo=152, routed)         0.810    10.255    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X31Y155        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[118]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.453    14.259    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X31Y155        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[118]/C
                         clock pessimism             -0.440    13.819    
                         clock uncertainty           -0.060    13.759    
    SLICE_X31Y155        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    13.698    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[118]
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                         -10.255    
  -------------------------------------------------------------------
                         slack                                  3.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.080ns (46.784%)  route 0.091ns (53.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.062ns
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Net Delay (Source):      2.496ns (routing 1.080ns, distribution 1.416ns)
  Clock Net Delay (Destination): 2.805ns (routing 1.189ns, distribution 1.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.496     4.302    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X37Y312        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y312        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.360 f  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=5, routed)           0.069     4.429    design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_axi_awready
    SLICE_X36Y312        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     4.451 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_valid_i_i_1/O
                         net (fo=1, routed)           0.022     4.473    design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_valid_i_i_1_n_0
    SLICE_X36Y312        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.805     4.062    design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/aclk
    SLICE_X36Y312        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_valid_i_reg/C
                         clock pessimism              0.339     4.401    
    SLICE_X36Y312        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.461    design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -4.461    
                         arrival time                           4.473    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[1].dg_cell_i/dg_modify_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[19]
                            (rising edge-triggered cell HSDAC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.059ns (21.223%)  route 0.219ns (78.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Net Delay (Source):      2.587ns (routing 1.080ns, distribution 1.507ns)
  Clock Net Delay (Destination): 2.903ns (routing 1.189ns, distribution 1.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.587     4.393    design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[1].dg_cell_i/m0_axis_clock
    SLICE_X116Y240       FDRE                                         r  design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[1].dg_cell_i/dg_modify_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y240       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.452 r  design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[1].dg_cell_i/dg_modify_r_reg[3]/Q
                         net (fo=1, routed)           0.219     4.671    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s00_axis_tdata[19]
    HSDAC_X0Y0           HSDAC                                        r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.903     4.160    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.158     4.318 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.341     4.659    
    HSDAC_X0Y0           HSDAC (Hold_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[19])
                                                      0.000     4.659    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         -4.659    
                         arrival time                           4.671    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[1].dg_cell_i/dg_modify_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[20]
                            (rising edge-triggered cell HSDAC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.058ns (20.567%)  route 0.224ns (79.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Net Delay (Source):      2.587ns (routing 1.080ns, distribution 1.507ns)
  Clock Net Delay (Destination): 2.903ns (routing 1.189ns, distribution 1.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.587     4.393    design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[1].dg_cell_i/m0_axis_clock
    SLICE_X116Y240       FDRE                                         r  design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[1].dg_cell_i/dg_modify_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y240       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.451 r  design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[1].dg_cell_i/dg_modify_r_reg[4]/Q
                         net (fo=1, routed)           0.224     4.675    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s00_axis_tdata[20]
    HSDAC_X0Y0           HSDAC                                        r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.903     4.160    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.158     4.318 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.341     4.659    
    HSDAC_X0Y0           HSDAC (Hold_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[20])
                                                      0.000     4.659    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         -4.659    
                         arrival time                           4.675    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[14].dg_cell_i/dg_modify_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[235]
                            (rising edge-triggered cell HSDAC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.059ns (19.536%)  route 0.243ns (80.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    4.374ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Net Delay (Source):      2.568ns (routing 1.080ns, distribution 1.488ns)
  Clock Net Delay (Destination): 2.903ns (routing 1.189ns, distribution 1.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.568     4.374    design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[14].dg_cell_i/m0_axis_clock
    SLICE_X117Y263       FDRE                                         r  design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[14].dg_cell_i/dg_modify_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y263       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.433 r  design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[14].dg_cell_i/dg_modify_r_reg[11]/Q
                         net (fo=1, routed)           0.243     4.676    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s00_axis_tdata[235]
    HSDAC_X0Y0           HSDAC                                        r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[235]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.903     4.160    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.158     4.318 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.341     4.659    
    HSDAC_X0Y0           HSDAC (Hold_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[235])
                                                      0.000     4.659    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         -4.659    
                         arrival time                           4.676    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/m08_couplers/m08_regslice/inst/r.r_pipe/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.059ns (32.418%)  route 0.123ns (67.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.079ns
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Net Delay (Source):      2.511ns (routing 1.080ns, distribution 1.431ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.189ns, distribution 1.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.511     4.317    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X29Y321        FDRE                                         r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y321        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.376 r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[23]/Q
                         net (fo=1, routed)           0.123     4.499    design_1_i/zynq_ultra_ps_e_0_axi_periph/m08_couplers/m08_regslice/inst/r.r_pipe/D[23]
    SLICE_X31Y321        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m08_couplers/m08_regslice/inst/r.r_pipe/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.822     4.079    design_1_i/zynq_ultra_ps_e_0_axi_periph/m08_couplers/m08_regslice/inst/r.r_pipe/aclk
    SLICE_X31Y321        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m08_couplers/m08_regslice/inst/r.r_pipe/m_payload_i_reg[23]/C
                         clock pessimism              0.339     4.418    
    SLICE_X31Y321        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     4.480    design_1_i/zynq_ultra_ps_e_0_axi_periph/m08_couplers/m08_regslice/inst/r.r_pipe/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -4.480    
                         arrival time                           4.499    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      1.509ns (routing 0.653ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.726ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.509     2.473    design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/aclk
    SLICE_X40Y312        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y312        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.512 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.033     2.545    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/s_axi_CNTRL_AWADDR[0]
    SLICE_X40Y312        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.688     2.291    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X40Y312        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg[0]/C
                         clock pessimism              0.188     2.479    
    SLICE_X40Y312        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.526    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/gpio_reset/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    -0.181ns
  Clock Net Delay (Source):      1.551ns (routing 0.653ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.726ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.551     2.515    design_1_i/gpio_reset/U0/s_axi_aclk
    SLICE_X32Y312        FDRE                                         r  design_1_i/gpio_reset/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y312        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.554 r  design_1_i/gpio_reset/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.033     2.587    design_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[2]
    SLICE_X32Y312        FDRE                                         r  design_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.737     2.340    design_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y312        FDRE                                         r  design_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism              0.181     2.521    
    SLICE_X32Y312        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.568    design_1_i/gpio_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    -0.176ns
  Clock Net Delay (Source):      1.553ns (routing 0.653ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.726ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.553     2.517    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X25Y46         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.556 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[46]/Q
                         net (fo=1, routed)           0.033     2.589    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_54
    SLICE_X25Y46         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.744     2.347    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X25Y46         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[46]/C
                         clock pessimism              0.176     2.523    
    SLICE_X25Y46         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.570    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[46]
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    -0.176ns
  Clock Net Delay (Source):      1.551ns (routing 0.653ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.726ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.551     2.515    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X22Y50         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.554 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[57]/Q
                         net (fo=1, routed)           0.033     2.587    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_43
    SLICE_X22Y50         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.742     2.345    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X22Y50         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[57]/C
                         clock pessimism              0.176     2.521    
    SLICE_X22Y50         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.568    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    -0.176ns
  Clock Net Delay (Source):      1.556ns (routing 0.653ns, distribution 0.903ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.726ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.556     2.520    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X22Y54         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.559 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[72]/Q
                         net (fo=1, routed)           0.033     2.592    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_28
    SLICE_X22Y54         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.747     2.350    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X22Y54         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[72]/C
                         clock pessimism              0.176     2.526    
    SLICE_X22Y54         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.573    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[72]
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FE/S_AXI_ACLK       n/a            2.500         10.000      7.500      FE_X0Y6        design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
Min Period        n/a     FE/S_AXI_ACLK       n/a            2.500         10.000      7.500      FE_X0Y5        design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
Min Period        n/a     HSDAC/FABRIC_CLK    n/a            2.000         10.000      8.000      HSDAC_X0Y0     design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         10.000      8.077      HSADC_X0Y0     design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X0Y2    design_1_i/clk_wiz/inst/clkout3_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.071         10.000      8.929      MMCM_X0Y0      design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X39Y195  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X27Y38   design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X27Y38   design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X27Y38   design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSADC_X0Y0     design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Slow    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y5        design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
Low Pulse Width   Fast    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y5        design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSADC_X0Y0     design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSDAC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSDAC_X0Y0     design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Low Pulse Width   Slow    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y6        design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
Low Pulse Width   Fast    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y6        design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
Low Pulse Width   Slow    HSDAC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSDAC_X0Y0     design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X24Y32   design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_126_139/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X24Y32   design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_126_139/RAMA_D1/CLK
High Pulse Width  Slow    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y6        design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
High Pulse Width  Slow    HSDAC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSDAC_X0Y0     design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
High Pulse Width  Slow    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y5        design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
High Pulse Width  Fast    HSDAC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSDAC_X0Y0     design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
High Pulse Width  Fast    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y6        design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
High Pulse Width  Fast    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y5        design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSADC_X0Y0     design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSADC_X0Y0     design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X39Y195  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X27Y38   design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.723ns (35.686%)  route 1.303ns (64.314%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 11.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.927ns (routing 1.189ns, distribution 1.738ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.410ns, distribution 1.403ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.927     4.184    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.260 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[18])
                                                      0.368     4.628 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[18]
                         net (fo=1, routed)           0.438     5.066    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[18]
    SLICE_X118Y9         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     5.218 f  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[2]_i_8/O
                         net (fo=1, routed)           0.281     5.499    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[2]_i_8_n_0
    SLICE_X118Y13        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     5.651 f  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[2]_i_5/O
                         net (fo=1, routed)           0.512     6.163    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[2]_i_5_n_0
    SLICE_X115Y24        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     6.214 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[2]_i_1__2/O
                         net (fo=1, routed)           0.072     6.286    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[2]_0
    SLICE_X115Y24        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.813    11.995    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X115Y24        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[2]/C
                         clock pessimism              0.000    11.995    
                         clock uncertainty           -0.254    11.741    
    SLICE_X115Y24        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.766    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         11.766    
                         arrival time                          -6.286    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.659ns (35.335%)  route 1.206ns (64.665%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 11.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.927ns (routing 1.189ns, distribution 1.738ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.410ns, distribution 1.403ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.927     4.184    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.260 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[23])
                                                      0.368     4.628 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[23]
                         net (fo=1, routed)           0.549     5.177    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[23]
    SLICE_X117Y10        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     5.228 f  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[7]_i_12/O
                         net (fo=1, routed)           0.163     5.391    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[7]_i_12_n_0
    SLICE_X117Y11        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     5.541 f  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[7]_i_8/O
                         net (fo=1, routed)           0.445     5.986    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[7]_i_8_n_0
    SLICE_X117Y23        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     6.076 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[7]_i_2__2/O
                         net (fo=1, routed)           0.049     6.125    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]_0
    SLICE_X117Y23        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.813    11.995    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y23        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]/C
                         clock pessimism              0.000    11.995    
                         clock uncertainty           -0.254    11.741    
    SLICE_X117Y23        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.766    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         11.766    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.712ns (38.801%)  route 1.123ns (61.199%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 11.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.927ns (routing 1.189ns, distribution 1.738ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.410ns, distribution 1.403ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.927     4.184    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.260 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[19])
                                                      0.369     4.629 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[19]
                         net (fo=1, routed)           0.403     5.032    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[19]
    SLICE_X118Y9         LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     5.132 f  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[3]_i_9/O
                         net (fo=1, routed)           0.174     5.306    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[3]_i_9_n_0
    SLICE_X118Y11        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     5.451 f  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[3]_i_6/O
                         net (fo=1, routed)           0.480     5.931    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[3]_i_6_n_0
    SLICE_X115Y24        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     6.029 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[3]_i_1__2/O
                         net (fo=1, routed)           0.066     6.095    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]_1
    SLICE_X115Y24        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.813    11.995    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X115Y24        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]/C
                         clock pessimism              0.000    11.995    
                         clock uncertainty           -0.254    11.741    
    SLICE_X115Y24        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.766    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         11.766    
                         arrival time                          -6.095    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.667ns (38.689%)  route 1.057ns (61.311%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 11.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.927ns (routing 1.189ns, distribution 1.738ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.410ns, distribution 1.403ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.927     4.184    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.260 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[20])
                                                      0.370     4.630 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[20]
                         net (fo=1, routed)           0.455     5.085    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[20]
    SLICE_X118Y14        LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.109     5.194 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[4]_i_7/O
                         net (fo=1, routed)           0.210     5.404    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[4]_i_7_n_0
    SLICE_X118Y14        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     5.503 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[4]_i_2/O
                         net (fo=1, routed)           0.343     5.846    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[4]_i_2_n_0
    SLICE_X117Y23        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     5.935 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[4]_i_1__2/O
                         net (fo=1, routed)           0.049     5.984    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[4]_0
    SLICE_X117Y23        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.813    11.995    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y23        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[4]/C
                         clock pessimism              0.000    11.995    
                         clock uncertainty           -0.254    11.741    
    SLICE_X117Y23        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.766    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         11.766    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.732ns (43.571%)  route 0.948ns (56.429%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 11.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.927ns (routing 1.189ns, distribution 1.738ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.410ns, distribution 1.401ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.927     4.184    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.260 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[21])
                                                      0.362     4.622 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[21]
                         net (fo=1, routed)           0.453     5.075    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[21]
    SLICE_X117Y19        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     5.232 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_7/O
                         net (fo=1, routed)           0.241     5.473    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_7_n_0
    SLICE_X117Y19        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     5.563 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_2/O
                         net (fo=1, routed)           0.204     5.767    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_2_n_0
    SLICE_X116Y23        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     5.890 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_1__2/O
                         net (fo=1, routed)           0.050     5.940    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]_0
    SLICE_X116Y23        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.811    11.993    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X116Y23        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]/C
                         clock pessimism              0.000    11.993    
                         clock uncertainty           -0.254    11.739    
    SLICE_X116Y23        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.764    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.607ns (38.297%)  route 0.978ns (61.703%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 11.990 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.927ns (routing 1.189ns, distribution 1.738ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.410ns, distribution 1.398ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.927     4.184    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.260 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[81])
                                                      0.373     4.633 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[81]
                         net (fo=1, routed)           0.452     5.085    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[81]
    SLICE_X118Y24        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     5.186 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[1]_i_13/O
                         net (fo=1, routed)           0.206     5.392    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[1]_i_13_n_0
    SLICE_X118Y24        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     5.429 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[1]_i_6/O
                         net (fo=1, routed)           0.270     5.699    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[1]_i_6_n_0
    SLICE_X116Y25        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     5.795 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[1]_i_1__2/O
                         net (fo=1, routed)           0.050     5.845    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/D[1]
    SLICE_X116Y25        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.808    11.990    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X116Y25        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[1]/C
                         clock pessimism              0.000    11.990    
                         clock uncertainty           -0.254    11.736    
    SLICE_X116Y25        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.761    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         11.761    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 0.659ns (41.788%)  route 0.918ns (58.212%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 11.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.927ns (routing 1.189ns, distribution 1.738ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.410ns, distribution 1.403ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.927     4.184    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.260 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[22])
                                                      0.371     4.631 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[22]
                         net (fo=1, routed)           0.463     5.094    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[22]
    SLICE_X118Y11        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     5.182 f  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_8/O
                         net (fo=1, routed)           0.115     5.297    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_8_n_0
    SLICE_X118Y13        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     5.447 f  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_6/O
                         net (fo=1, routed)           0.290     5.737    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_6_n_0
    SLICE_X117Y23        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     5.787 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_1__2/O
                         net (fo=1, routed)           0.050     5.837    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]_0
    SLICE_X117Y23        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.813    11.995    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y23        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]/C
                         clock pessimism              0.000    11.995    
                         clock uncertainty           -0.254    11.741    
    SLICE_X117Y23        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.766    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         11.766    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.762ns (48.659%)  route 0.804ns (51.341%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 11.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.927ns (routing 1.189ns, distribution 1.738ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.410ns, distribution 1.399ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.927     4.184    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.260 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[104])
                                                      0.380     4.640 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[104]
                         net (fo=1, routed)           0.332     4.972    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[104]
    SLICE_X118Y8         LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     5.117 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[8]_i_9/O
                         net (fo=1, routed)           0.021     5.138    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[8]_i_9_n_0
    SLICE_X118Y8         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.061     5.199 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[8]_i_5/O
                         net (fo=1, routed)           0.000     5.199    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[8]_i_5_n_0
    SLICE_X118Y8         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     5.229 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[8]_i_2/O
                         net (fo=1, routed)           0.402     5.631    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[8]_i_2_n_0
    SLICE_X117Y26        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     5.777 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[8]_i_1__2/O
                         net (fo=1, routed)           0.049     5.826    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/D[2]
    SLICE_X117Y26        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.809    11.991    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y26        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[8]/C
                         clock pessimism              0.000    11.991    
                         clock uncertainty           -0.254    11.737    
    SLICE_X117Y26        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.762    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         11.762    
                         arrival time                          -5.826    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.637ns (41.283%)  route 0.906ns (58.717%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 11.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.927ns (routing 1.189ns, distribution 1.738ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.410ns, distribution 1.405ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.927     4.184    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.260 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[11])
                                                      0.363     4.623 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[11]
                         net (fo=1, routed)           0.429     5.052    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[11]
    SLICE_X118Y10        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     5.197 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[11]_i_9/O
                         net (fo=1, routed)           0.025     5.222    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[11]_i_9_n_0
    SLICE_X118Y10        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     5.284 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[11]_i_7/O
                         net (fo=1, routed)           0.000     5.284    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[11]_i_7_n_0
    SLICE_X118Y10        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     5.314 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[11]_i_2/O
                         net (fo=1, routed)           0.386     5.700    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[11]_i_2_n_0
    SLICE_X118Y28        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.737 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[11]_i_1/O
                         net (fo=1, routed)           0.066     5.803    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/D[5]
    SLICE_X118Y28        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.815    11.997    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y28        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[11]/C
                         clock pessimism              0.000    11.997    
                         clock uncertainty           -0.254    11.743    
    SLICE_X118Y28        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.768    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         11.768    
                         arrival time                          -5.803    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.637ns (41.853%)  route 0.885ns (58.147%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 11.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.927ns (routing 1.189ns, distribution 1.738ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.410ns, distribution 1.405ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.927     4.184    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.260 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[10])
                                                      0.361     4.621 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[10]
                         net (fo=1, routed)           0.451     5.072    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[10]
    SLICE_X118Y10        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     5.224 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[10]_i_6/O
                         net (fo=1, routed)           0.014     5.238    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[10]_i_6_n_0
    SLICE_X118Y10        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.059     5.297 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[10]_i_4/O
                         net (fo=1, routed)           0.000     5.297    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[10]_i_4_n_0
    SLICE_X118Y10        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     5.325 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[10]_i_2/O
                         net (fo=1, routed)           0.348     5.673    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[10]_i_2_n_0
    SLICE_X118Y28        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     5.710 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[10]_i_1/O
                         net (fo=1, routed)           0.072     5.782    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/D[4]
    SLICE_X118Y28        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.815    11.997    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y28        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[10]/C
                         clock pessimism              0.000    11.997    
                         clock uncertainty           -0.254    11.743    
    SLICE_X118Y28        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.768    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         11.768    
                         arrival time                          -5.782    
  -------------------------------------------------------------------
                         slack                                  5.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.251ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.248ns (66.846%)  route 0.123ns (33.154%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.600ns (routing 0.653ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.275ns, distribution 1.002ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.600     2.564    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.604 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[77])
                                                      0.203     2.807 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[77]
                         net (fo=1, routed)           0.104     2.911    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[77]
    SLICE_X118Y9         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.035     2.946 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[13]_i_2/O
                         net (fo=1, routed)           0.012     2.958    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[13]_i_2_n_0
    SLICE_X118Y9         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.010     2.968 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[13]_i_1/O
                         net (fo=1, routed)           0.007     2.975    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[13]_0
    SLICE_X118Y9         FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.277     1.424    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y9         FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[13]/C
                         clock pessimism              0.000     1.424    
                         clock uncertainty            0.254     1.678    
    SLICE_X118Y9         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.724    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.256ns (67.016%)  route 0.126ns (32.984%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.600ns (routing 0.653ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.275ns, distribution 1.002ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.600     2.564    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.604 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[76])
                                                      0.204     2.808 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[76]
                         net (fo=1, routed)           0.103     2.911    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[76]
    SLICE_X118Y9         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.041     2.952 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[12]_i_2/O
                         net (fo=1, routed)           0.016     2.968    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[12]_i_2_n_0
    SLICE_X118Y9         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.011     2.979 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[12]_i_1/O
                         net (fo=1, routed)           0.007     2.986    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[12]_0
    SLICE_X118Y9         FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.277     1.424    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y9         FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[12]/C
                         clock pessimism              0.000     1.424    
                         clock uncertainty            0.254     1.678    
    SLICE_X118Y9         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.724    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.231ns (60.630%)  route 0.150ns (39.370%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.600ns (routing 0.653ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.275ns, distribution 0.999ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.600     2.564    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.604 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[110])
                                                      0.206     2.810 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[110]
                         net (fo=1, routed)           0.132     2.942    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[110]
    SLICE_X118Y11        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     2.957 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[14]_i_2/O
                         net (fo=1, routed)           0.011     2.968    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[14]_i_2_n_0
    SLICE_X118Y11        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.010     2.978 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[14]_i_1/O
                         net (fo=1, routed)           0.007     2.985    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[14]_0
    SLICE_X118Y11        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.274     1.421    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y11        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[14]/C
                         clock pessimism              0.000     1.421    
                         clock uncertainty            0.254     1.675    
    SLICE_X118Y11        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.721    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.985    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.273ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.258ns (66.154%)  route 0.132ns (33.846%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.600ns (routing 0.653ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.275ns, distribution 0.999ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.600     2.564    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.604 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[95])
                                                      0.189     2.793 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[95]
                         net (fo=1, routed)           0.115     2.908    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[95]
    SLICE_X118Y11        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.059     2.967 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[15]_i_4/O
                         net (fo=1, routed)           0.010     2.977    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[15]_i_4_n_0
    SLICE_X118Y11        MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.010     2.987 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[15]_i_2/O
                         net (fo=1, routed)           0.007     2.994    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[15]_0
    SLICE_X118Y11        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.274     1.421    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y11        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[15]/C
                         clock pessimism              0.000     1.421    
                         clock uncertainty            0.254     1.675    
    SLICE_X118Y11        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     1.721    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.310ns  (arrival time - required time)
  Source:                 design_1_i/adc_sink_i/inst/ds_slice_00/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.182ns (38.723%)  route 0.288ns (61.277%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.584ns (routing 0.653ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.275ns, distribution 0.986ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.584     2.548    design_1_i/adc_sink_i/inst/ds_slice_00/s0_axis_clock
    SLICE_X117Y32        FDRE                                         r  design_1_i/adc_sink_i/inst/ds_slice_00/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y32        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.589 r  design_1_i/adc_sink_i/inst/ds_slice_00/wea_reg/Q
                         net (fo=10, routed)          0.130     2.719    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_ds_status
    SLICE_X117Y25        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.050     2.769 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_11/O
                         net (fo=1, routed)           0.097     2.866    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_11_n_0
    SLICE_X116Y25        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.041     2.907 f  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_4/O
                         net (fo=1, routed)           0.045     2.952    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_4_n_0
    SLICE_X116Y25        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     3.002 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_1__2/O
                         net (fo=1, routed)           0.016     3.018    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/D[0]
    SLICE_X116Y25        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.261     1.408    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X116Y25        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]/C
                         clock pessimism              0.000     1.408    
                         clock uncertainty            0.254     1.662    
    SLICE_X116Y25        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.708    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.393ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.219ns (43.800%)  route 0.281ns (56.200%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.600ns (routing 0.653ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.275ns, distribution 0.989ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.600     2.564    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.604 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[100])
                                                      0.190     2.794 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[100]
                         net (fo=1, routed)           0.214     3.008    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[100]
    SLICE_X118Y22        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.015     3.023 f  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[4]_i_5/O
                         net (fo=1, routed)           0.051     3.074    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[4]_i_5_n_0
    SLICE_X117Y23        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     3.088 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[4]_i_1__2/O
                         net (fo=1, routed)           0.016     3.104    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[4]_0
    SLICE_X117Y23        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.264     1.411    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y23        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[4]/C
                         clock pessimism              0.000     1.411    
                         clock uncertainty            0.254     1.665    
    SLICE_X117Y23        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.711    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.396ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.231ns (45.924%)  route 0.272ns (54.076%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.600ns (routing 0.653ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.275ns, distribution 0.989ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.600     2.564    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.604 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[118])
                                                      0.195     2.799 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[118]
                         net (fo=1, routed)           0.103     2.902    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[118]
    SLICE_X118Y13        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.014     2.916 f  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_6/O
                         net (fo=1, routed)           0.152     3.068    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_6_n_0
    SLICE_X117Y23        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.022     3.090 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_1__2/O
                         net (fo=1, routed)           0.017     3.107    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]_0
    SLICE_X117Y23        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.264     1.411    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y23        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]/C
                         clock pessimism              0.000     1.411    
                         clock uncertainty            0.254     1.665    
    SLICE_X117Y23        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.711    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           3.107    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.414ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.226ns (43.629%)  route 0.292ns (56.371%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.600ns (routing 0.653ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.275ns, distribution 0.986ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.600     2.564    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.604 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[97])
                                                      0.190     2.794 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[97]
                         net (fo=1, routed)           0.251     3.045    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[97]
    SLICE_X116Y25        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.022     3.067 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[1]_i_4/O
                         net (fo=1, routed)           0.024     3.091    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[1]_i_4_n_0
    SLICE_X116Y25        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     3.105 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[1]_i_1__2/O
                         net (fo=1, routed)           0.017     3.122    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/D[1]
    SLICE_X116Y25        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.261     1.408    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X116Y25        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[1]/C
                         clock pessimism              0.000     1.408    
                         clock uncertainty            0.254     1.662    
    SLICE_X116Y25        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.708    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           3.122    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.445ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.258ns (46.824%)  route 0.293ns (53.176%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.600ns (routing 0.653ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.275ns, distribution 0.988ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.600     2.564    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.604 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[117])
                                                      0.193     2.797 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[117]
                         net (fo=1, routed)           0.167     2.964    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[117]
    SLICE_X117Y19        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     2.979 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_2/O
                         net (fo=1, routed)           0.109     3.088    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_2_n_0
    SLICE_X116Y23        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     3.138 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_1__2/O
                         net (fo=1, routed)           0.017     3.155    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]_0
    SLICE_X116Y23        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.263     1.410    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X116Y23        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]/C
                         clock pessimism              0.000     1.410    
                         clock uncertainty            0.254     1.664    
    SLICE_X116Y23        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.710    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.473ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.266ns (45.392%)  route 0.320ns (54.608%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.417ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.600ns (routing 0.653ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.275ns, distribution 0.995ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.600     2.564    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.604 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[90])
                                                      0.189     2.793 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[90]
                         net (fo=1, routed)           0.109     2.902    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[90]
    SLICE_X118Y10        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.040     2.942 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[10]_i_9/O
                         net (fo=1, routed)           0.010     2.952    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[10]_i_9_n_0
    SLICE_X118Y10        MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.010     2.962 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[10]_i_5/O
                         net (fo=1, routed)           0.000     2.962    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[10]_i_5_n_0
    SLICE_X118Y10        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.013     2.975 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[10]_i_2/O
                         net (fo=1, routed)           0.175     3.150    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[10]_i_2_n_0
    SLICE_X118Y28        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     3.164 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[10]_i_1/O
                         net (fo=1, routed)           0.026     3.190    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/D[4]
    SLICE_X118Y28        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.270     1.417    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y28        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[10]/C
                         clock pessimism              0.000     1.417    
                         clock uncertainty            0.254     1.671    
    SLICE_X118Y28        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.717    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  1.473    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0
  To Clock:  clk_out2_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.166ns (5.572%)  route 2.813ns (94.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 7.768 - 3.333 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.754ns (routing 1.189ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.626ns (routing 1.553ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.754     4.011    design_1_i/zynq_ultra_ps_e_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/aclk
    SLICE_X39Y341        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y341        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.089 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i_reg[32]/Q
                         net (fo=70, routed)          2.763     6.852    design_1_i/stats/inst/top_CNTRL_s_axi_U/s_axi_CNTRL_WSTRB[0]
    SLICE_X38Y349        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.940 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V[1]_i_1/O
                         net (fo=1, routed)           0.050     6.990    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V0[1]
    SLICE_X38Y349        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.626     7.768    design_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X38Y349        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V_reg[1]/C
                         clock pessimism             -0.584     7.184    
                         clock uncertainty           -0.180     7.005    
    SLICE_X38Y349        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     7.030    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V_reg[1]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.176ns (5.956%)  route 2.779ns (94.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 7.768 - 3.333 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.754ns (routing 1.189ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.626ns (routing 1.553ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.754     4.011    design_1_i/zynq_ultra_ps_e_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/aclk
    SLICE_X39Y341        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y341        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.089 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i_reg[32]/Q
                         net (fo=70, routed)          2.763     6.852    design_1_i/stats/inst/top_CNTRL_s_axi_U/s_axi_CNTRL_WSTRB[0]
    SLICE_X38Y349        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     6.950 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V[1]_i_1/O
                         net (fo=1, routed)           0.016     6.966    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V0[1]
    SLICE_X38Y349        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.626     7.768    design_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X38Y349        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V_reg[1]/C
                         clock pessimism             -0.584     7.184    
                         clock uncertainty           -0.180     7.005    
    SLICE_X38Y349        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     7.030    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V_reg[1]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -6.966    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.148ns (5.128%)  route 2.738ns (94.872%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 7.819 - 3.333 ) 
    Source Clock Delay      (SCD):    4.043ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.786ns (routing 1.189ns, distribution 1.597ns)
  Clock Net Delay (Destination): 2.677ns (routing 1.553ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.786     4.043    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X37Y312        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y312        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.121 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=7, routed)           1.008     5.129    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X40Y312        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.164 f  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_3/O
                         net (fo=1, routed)           0.343     5.507    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_3_n_0
    SLICE_X40Y312        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     5.542 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1/O
                         net (fo=32, routed)          1.387     6.929    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0
    SLICE_X36Y316        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.677     7.819    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X36Y316        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[28]/C
                         clock pessimism             -0.584     7.235    
                         clock uncertainty           -0.180     7.056    
    SLICE_X36Y316        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     6.996    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[28]
  -------------------------------------------------------------------
                         required time                          6.996    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.148ns (5.126%)  route 2.739ns (94.874%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 7.819 - 3.333 ) 
    Source Clock Delay      (SCD):    4.043ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.786ns (routing 1.189ns, distribution 1.597ns)
  Clock Net Delay (Destination): 2.677ns (routing 1.553ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.786     4.043    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X37Y312        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y312        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.121 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=7, routed)           1.008     5.129    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X40Y312        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.164 f  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_3/O
                         net (fo=1, routed)           0.343     5.507    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_3_n_0
    SLICE_X40Y312        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     5.542 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1/O
                         net (fo=32, routed)          1.388     6.930    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0
    SLICE_X36Y316        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.677     7.819    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X36Y316        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[29]/C
                         clock pessimism             -0.584     7.235    
                         clock uncertainty           -0.180     7.056    
    SLICE_X36Y316        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     6.997    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[29]
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.148ns (5.128%)  route 2.738ns (94.872%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 7.819 - 3.333 ) 
    Source Clock Delay      (SCD):    4.043ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.786ns (routing 1.189ns, distribution 1.597ns)
  Clock Net Delay (Destination): 2.677ns (routing 1.553ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.786     4.043    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X37Y312        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y312        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.121 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=7, routed)           1.008     5.129    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X40Y312        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.164 f  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_3/O
                         net (fo=1, routed)           0.343     5.507    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_3_n_0
    SLICE_X40Y312        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     5.542 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1/O
                         net (fo=32, routed)          1.387     6.929    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0
    SLICE_X36Y316        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.677     7.819    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X36Y316        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[30]/C
                         clock pessimism             -0.584     7.235    
                         clock uncertainty           -0.180     7.056    
    SLICE_X36Y316        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     6.996    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[30]
  -------------------------------------------------------------------
                         required time                          6.996    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.148ns (5.126%)  route 2.739ns (94.874%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 7.819 - 3.333 ) 
    Source Clock Delay      (SCD):    4.043ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.786ns (routing 1.189ns, distribution 1.597ns)
  Clock Net Delay (Destination): 2.677ns (routing 1.553ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.786     4.043    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X37Y312        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y312        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.121 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=7, routed)           1.008     5.129    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X40Y312        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.164 f  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_3/O
                         net (fo=1, routed)           0.343     5.507    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_3_n_0
    SLICE_X40Y312        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     5.542 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1/O
                         net (fo=32, routed)          1.388     6.930    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0
    SLICE_X36Y316        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.677     7.819    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X36Y316        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[31]/C
                         clock pessimism             -0.584     7.235    
                         clock uncertainty           -0.180     7.056    
    SLICE_X36Y316        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     6.997    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[31]
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.148ns (5.119%)  route 2.743ns (94.881%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.493ns = ( 7.826 - 3.333 ) 
    Source Clock Delay      (SCD):    4.043ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.786ns (routing 1.189ns, distribution 1.597ns)
  Clock Net Delay (Destination): 2.684ns (routing 1.553ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.786     4.043    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X37Y312        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y312        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.121 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=7, routed)           1.008     5.129    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X40Y312        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.164 f  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_3/O
                         net (fo=1, routed)           0.343     5.507    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_3_n_0
    SLICE_X40Y312        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     5.542 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1/O
                         net (fo=32, routed)          1.392     6.934    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0
    SLICE_X35Y316        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.684     7.826    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X35Y316        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[26]/C
                         clock pessimism             -0.584     7.242    
                         clock uncertainty           -0.180     7.063    
    SLICE_X35Y316        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     7.002    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[26]
  -------------------------------------------------------------------
                         required time                          7.002    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.148ns (5.119%)  route 2.743ns (94.881%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.493ns = ( 7.826 - 3.333 ) 
    Source Clock Delay      (SCD):    4.043ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.786ns (routing 1.189ns, distribution 1.597ns)
  Clock Net Delay (Destination): 2.684ns (routing 1.553ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.786     4.043    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X37Y312        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y312        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.121 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=7, routed)           1.008     5.129    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X40Y312        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.164 f  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_3/O
                         net (fo=1, routed)           0.343     5.507    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_3_n_0
    SLICE_X40Y312        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     5.542 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1/O
                         net (fo=32, routed)          1.392     6.934    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0
    SLICE_X35Y316        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.684     7.826    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X35Y316        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[27]/C
                         clock pessimism             -0.584     7.242    
                         clock uncertainty           -0.180     7.063    
    SLICE_X35Y316        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     7.003    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[27]
  -------------------------------------------------------------------
                         required time                          7.003    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_ap_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.380ns (12.894%)  route 2.567ns (87.106%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 7.760 - 3.333 ) 
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.731ns (routing 1.189ns, distribution 1.542ns)
  Clock Net Delay (Destination): 2.618ns (routing 1.553ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.731     3.988    design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/ar.ar_pipe/aclk
    SLICE_X38Y318        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y318        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.067 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i_reg[0]/Q
                         net (fo=7, routed)           0.917     4.984    design_1_i/data_source/inst/top_CNTRL_s_axi_U/s_axi_CNTRL_ARADDR[0]
    SLICE_X38Y318        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     5.130 f  design_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_done_ext_i_2/O
                         net (fo=1, routed)           0.392     5.522    design_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_done_ext_i_2_n_0
    SLICE_X40Y318        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     5.611 r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_done_ext_i_1/O
                         net (fo=2, routed)           1.228     6.839    design_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_done_get
    SLICE_X45Y318        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     6.905 r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_ap_done_i_1/O
                         net (fo=1, routed)           0.030     6.935    design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_ap_done_i_1_n_0
    SLICE_X45Y318        FDRE                                         r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_ap_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.618     7.760    design_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X45Y318        FDRE                                         r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_ap_done_reg/C
                         clock pessimism             -0.584     7.176    
                         clock uncertainty           -0.180     6.997    
    SLICE_X45Y318        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     7.022    design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_ap_done_reg
  -------------------------------------------------------------------
                         required time                          7.022    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.079ns (2.734%)  route 2.811ns (97.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.429ns = ( 7.762 - 3.333 ) 
    Source Clock Delay      (SCD):    3.942ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.685ns (routing 1.189ns, distribution 1.496ns)
  Clock Net Delay (Destination): 2.620ns (routing 1.553ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.685     3.942    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X40Y268        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y268        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.021 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=141, routed)         2.811     6.832    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_4_alias
    SLICE_X40Y316        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.620     7.762    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X40Y316        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[0]/C
                         clock pessimism             -0.584     7.178    
                         clock uncertainty           -0.180     6.999    
    SLICE_X40Y316        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     6.925    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[0]
  -------------------------------------------------------------------
                         required time                          6.925    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  0.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.058ns (6.856%)  route 0.788ns (93.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.296ns
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.473ns (routing 1.080ns, distribution 1.393ns)
  Clock Net Delay (Destination): 3.036ns (routing 1.711ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.473     4.279    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X32Y267        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y267        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.337 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=210, routed)         0.788     5.125    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_2_alias
    SLICE_X28Y323        FDRE                                         r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[26]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       3.036     4.296    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X28Y323        FDRE                                         r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[26]/C
                         clock pessimism              0.584     4.880    
                         clock uncertainty            0.180     5.059    
    SLICE_X28Y323        FDRE (Hold_DFF_SLICEM_C_R)
                                                     -0.015     5.044    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[26]
  -------------------------------------------------------------------
                         required time                         -5.044    
                         arrival time                           5.125    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.058ns (6.856%)  route 0.788ns (93.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.296ns
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.473ns (routing 1.080ns, distribution 1.393ns)
  Clock Net Delay (Destination): 3.036ns (routing 1.711ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.473     4.279    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X32Y267        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y267        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.337 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=210, routed)         0.788     5.125    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_2_alias
    SLICE_X28Y323        FDRE                                         r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[17]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       3.036     4.296    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X28Y323        FDRE                                         r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[17]/C
                         clock pessimism              0.584     4.880    
                         clock uncertainty            0.180     5.059    
    SLICE_X28Y323        FDRE (Hold_AFF_SLICEM_C_R)
                                                     -0.015     5.044    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[17]
  -------------------------------------------------------------------
                         required time                         -5.044    
                         arrival time                           5.125    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.058ns (6.856%)  route 0.788ns (93.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.296ns
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.473ns (routing 1.080ns, distribution 1.393ns)
  Clock Net Delay (Destination): 3.036ns (routing 1.711ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.473     4.279    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X32Y267        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y267        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.337 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=210, routed)         0.788     5.125    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_2_alias
    SLICE_X28Y323        FDRE                                         r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[18]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       3.036     4.296    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X28Y323        FDRE                                         r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[18]/C
                         clock pessimism              0.584     4.880    
                         clock uncertainty            0.180     5.059    
    SLICE_X28Y323        FDRE (Hold_AFF2_SLICEM_C_R)
                                                     -0.015     5.044    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[18]
  -------------------------------------------------------------------
                         required time                         -5.044    
                         arrival time                           5.125    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.058ns (6.856%)  route 0.788ns (93.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.296ns
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.473ns (routing 1.080ns, distribution 1.393ns)
  Clock Net Delay (Destination): 3.036ns (routing 1.711ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.473     4.279    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X32Y267        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y267        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.337 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=210, routed)         0.788     5.125    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_2_alias
    SLICE_X28Y323        FDRE                                         r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[23]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       3.036     4.296    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X28Y323        FDRE                                         r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[23]/C
                         clock pessimism              0.584     4.880    
                         clock uncertainty            0.180     5.059    
    SLICE_X28Y323        FDRE (Hold_BFF_SLICEM_C_R)
                                                     -0.015     5.044    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[23]
  -------------------------------------------------------------------
                         required time                         -5.044    
                         arrival time                           5.125    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.058ns (6.856%)  route 0.788ns (93.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.296ns
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.473ns (routing 1.080ns, distribution 1.393ns)
  Clock Net Delay (Destination): 3.036ns (routing 1.711ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.473     4.279    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X32Y267        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y267        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.337 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=210, routed)         0.788     5.125    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_2_alias
    SLICE_X28Y323        FDRE                                         r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[26]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       3.036     4.296    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X28Y323        FDRE                                         r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[26]/C
                         clock pessimism              0.584     4.880    
                         clock uncertainty            0.180     5.059    
    SLICE_X28Y323        FDRE (Hold_BFF2_SLICEM_C_R)
                                                     -0.015     5.044    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[26]
  -------------------------------------------------------------------
                         required time                         -5.044    
                         arrival time                           5.125    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.058ns (6.938%)  route 0.778ns (93.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.285ns
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.473ns (routing 1.080ns, distribution 1.393ns)
  Clock Net Delay (Destination): 3.025ns (routing 1.711ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.473     4.279    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X32Y267        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y267        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.337 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=210, routed)         0.778     5.115    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_2_alias
    SLICE_X29Y323        FDRE                                         r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[14]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       3.025     4.285    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X29Y323        FDRE                                         r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[14]/C
                         clock pessimism              0.584     4.869    
                         clock uncertainty            0.180     5.048    
    SLICE_X29Y323        FDRE (Hold_DFF_SLICEL_C_R)
                                                     -0.015     5.033    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.033    
                         arrival time                           5.115    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.058ns (6.938%)  route 0.778ns (93.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.285ns
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.473ns (routing 1.080ns, distribution 1.393ns)
  Clock Net Delay (Destination): 3.025ns (routing 1.711ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.473     4.279    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X32Y267        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y267        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.337 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=210, routed)         0.778     5.115    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_2_alias
    SLICE_X29Y323        FDRE                                         r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[15]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       3.025     4.285    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X29Y323        FDRE                                         r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[15]/C
                         clock pessimism              0.584     4.869    
                         clock uncertainty            0.180     5.048    
    SLICE_X29Y323        FDRE (Hold_CFF_SLICEL_C_R)
                                                     -0.015     5.033    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.033    
                         arrival time                           5.115    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.058ns (6.938%)  route 0.778ns (93.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.285ns
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.473ns (routing 1.080ns, distribution 1.393ns)
  Clock Net Delay (Destination): 3.025ns (routing 1.711ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.473     4.279    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X32Y267        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y267        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.337 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=210, routed)         0.778     5.115    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_2_alias
    SLICE_X29Y323        FDRE                                         r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[21]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       3.025     4.285    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X29Y323        FDRE                                         r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[21]/C
                         clock pessimism              0.584     4.869    
                         clock uncertainty            0.180     5.048    
    SLICE_X29Y323        FDRE (Hold_BFF_SLICEL_C_R)
                                                     -0.015     5.033    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[21]
  -------------------------------------------------------------------
                         required time                         -5.033    
                         arrival time                           5.115    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.058ns (6.938%)  route 0.778ns (93.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.285ns
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.473ns (routing 1.080ns, distribution 1.393ns)
  Clock Net Delay (Destination): 3.025ns (routing 1.711ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.473     4.279    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X32Y267        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y267        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.337 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2/Q
                         net (fo=210, routed)         0.778     5.115    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_2_alias
    SLICE_X29Y323        FDRE                                         r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[30]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       3.025     4.285    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X29Y323        FDRE                                         r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[30]/C
                         clock pessimism              0.584     4.869    
                         clock uncertainty            0.180     5.048    
    SLICE_X29Y323        FDRE (Hold_AFF_SLICEL_C_R)
                                                     -0.015     5.033    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[30]
  -------------------------------------------------------------------
                         required time                         -5.033    
                         arrival time                           5.115    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.061ns (9.472%)  route 0.583ns (90.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.504ns (routing 0.653ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.810ns (routing 1.050ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.504     2.468    design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/aclk
    SLICE_X39Y321        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y321        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.505 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i_reg[15]/Q
                         net (fo=10, routed)          0.574     3.079    design_1_i/data_source/inst/top_CNTRL_s_axi_U/s_axi_CNTRL_WDATA[15]
    SLICE_X39Y321        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     3.103 r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[15]_i_1/O
                         net (fo=1, routed)           0.009     3.112    design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg03_out[15]
    SLICE_X39Y321        FDRE                                         r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.587    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.606 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       1.810     2.416    design_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X39Y321        FDRE                                         r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[15]/C
                         clock pessimism              0.383     2.799    
                         clock uncertainty            0.180     2.978    
    SLICE_X39Y321        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.025    design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.025    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                  0.086    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_out3_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.603ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.603ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.422ns  (logic 0.078ns (18.483%)  route 0.344ns (81.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35                                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X23Y35         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.344     0.422    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X25Y35         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y35         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  9.603    

Slack (MET) :             9.610ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.415ns  (logic 0.079ns (19.036%)  route 0.336ns (80.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32                                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X26Y32         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.336     0.415    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X26Y32         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y32         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  9.610    

Slack (MET) :             9.643ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.382ns  (logic 0.081ns (21.204%)  route 0.301ns (78.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33                                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X25Y33         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.301     0.382    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X25Y33         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y33         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  9.643    

Slack (MET) :             9.651ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.374ns  (logic 0.079ns (21.123%)  route 0.295ns (78.877%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51                                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X22Y51         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.295     0.374    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X22Y51         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y51         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  9.651    

Slack (MET) :             9.652ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.373ns  (logic 0.079ns (21.180%)  route 0.294ns (78.820%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33                                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X28Y33         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.294     0.373    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X28Y33         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y33         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  9.652    

Slack (MET) :             9.655ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.370ns  (logic 0.079ns (21.351%)  route 0.291ns (78.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y134                                     0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X22Y134        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.291     0.370    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X22Y134        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y134        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  9.655    

Slack (MET) :             9.656ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.369ns  (logic 0.077ns (20.867%)  route 0.292ns (79.133%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33                                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X27Y33         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.292     0.369    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X27Y33         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y33         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  9.656    

Slack (MET) :             9.671ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.354ns  (logic 0.079ns (22.316%)  route 0.275ns (77.684%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45                                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X23Y45         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.275     0.354    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X22Y45         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y45         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  9.671    

Slack (MET) :             9.688ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.337ns  (logic 0.077ns (22.849%)  route 0.260ns (77.151%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35                                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X23Y35         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.260     0.337    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X25Y35         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y35         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  9.688    

Slack (MET) :             9.696ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.329ns  (logic 0.079ns (24.012%)  route 0.250ns (75.988%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49                                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X22Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.250     0.329    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X22Y49         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y49         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  9.696    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0
  To Clock:  clk_out3_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_rstate_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        2.351ns  (logic 0.077ns (3.275%)  route 2.274ns (96.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 14.286 - 10.000 ) 
    Source Clock Delay      (SCD):    4.201ns = ( 10.868 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.941ns (routing 1.711ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.480ns (routing 1.080ns, distribution 1.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.941    10.868    design_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X39Y312        FDRE                                         r  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y312        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.945 f  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=233, routed)         2.274    13.219    design_1_i/stats/inst/top_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_8_alias
    SLICE_X37Y327        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_rstate_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.480    14.286    design_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X37Y327        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_rstate_reg[1]/C
                         clock pessimism             -0.584    13.702    
                         clock uncertainty           -0.180    13.522    
    SLICE_X37Y327        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    13.448    design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_rstate_reg[1]
  -------------------------------------------------------------------
                         required time                         13.448    
                         arrival time                         -13.219    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_rstate_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        2.351ns  (logic 0.077ns (3.275%)  route 2.274ns (96.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 14.286 - 10.000 ) 
    Source Clock Delay      (SCD):    4.201ns = ( 10.868 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.941ns (routing 1.711ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.480ns (routing 1.080ns, distribution 1.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.941    10.868    design_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X39Y312        FDRE                                         r  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y312        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.945 f  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=233, routed)         2.274    13.219    design_1_i/stats/inst/top_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_8_alias
    SLICE_X37Y327        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_rstate_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.480    14.286    design_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X37Y327        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_rstate_reg[2]/C
                         clock pessimism             -0.584    13.702    
                         clock uncertainty           -0.180    13.522    
    SLICE_X37Y327        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074    13.448    design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_rstate_reg[2]
  -------------------------------------------------------------------
                         required time                         13.448    
                         arrival time                         -13.219    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        2.313ns  (logic 0.077ns (3.329%)  route 2.236ns (96.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 14.295 - 10.000 ) 
    Source Clock Delay      (SCD):    4.201ns = ( 10.868 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.941ns (routing 1.711ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.489ns (routing 1.080ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.941    10.868    design_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X39Y312        FDRE                                         r  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y312        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.945 f  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=233, routed)         2.236    13.181    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_8_alias
    SLICE_X33Y326        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.489    14.295    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X33Y326        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[1]/C
                         clock pessimism             -0.584    13.711    
                         clock uncertainty           -0.180    13.531    
    SLICE_X33Y326        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    13.457    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[1]
  -------------------------------------------------------------------
                         required time                         13.457    
                         arrival time                         -13.181    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        2.313ns  (logic 0.077ns (3.329%)  route 2.236ns (96.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 14.295 - 10.000 ) 
    Source Clock Delay      (SCD):    4.201ns = ( 10.868 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.941ns (routing 1.711ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.489ns (routing 1.080ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.941    10.868    design_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X39Y312        FDRE                                         r  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y312        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.945 f  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=233, routed)         2.236    13.181    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_8_alias
    SLICE_X33Y326        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.489    14.295    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X33Y326        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                         clock pessimism             -0.584    13.711    
                         clock uncertainty           -0.180    13.531    
    SLICE_X33Y326        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    13.457    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]
  -------------------------------------------------------------------
                         required time                         13.457    
                         arrival time                         -13.181    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        2.313ns  (logic 0.077ns (3.329%)  route 2.236ns (96.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 14.295 - 10.000 ) 
    Source Clock Delay      (SCD):    4.201ns = ( 10.868 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.941ns (routing 1.711ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.489ns (routing 1.080ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.941    10.868    design_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X39Y312        FDRE                                         r  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y312        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.945 f  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=233, routed)         2.236    13.181    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_8_alias
    SLICE_X33Y326        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.489    14.295    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X33Y326        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[3]/C
                         clock pessimism             -0.584    13.711    
                         clock uncertainty           -0.180    13.531    
    SLICE_X33Y326        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    13.457    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[3]
  -------------------------------------------------------------------
                         required time                         13.457    
                         arrival time                         -13.181    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_rstate_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        2.313ns  (logic 0.077ns (3.329%)  route 2.236ns (96.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 14.295 - 10.000 ) 
    Source Clock Delay      (SCD):    4.201ns = ( 10.868 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.941ns (routing 1.711ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.489ns (routing 1.080ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.941    10.868    design_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X39Y312        FDRE                                         r  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y312        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.945 f  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=233, routed)         2.236    13.181    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_8_alias
    SLICE_X33Y326        FDRE                                         r  design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_rstate_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.489    14.295    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X33Y326        FDRE                                         r  design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_rstate_reg[1]/C
                         clock pessimism             -0.584    13.711    
                         clock uncertainty           -0.180    13.531    
    SLICE_X33Y326        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    13.457    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_rstate_reg[1]
  -------------------------------------------------------------------
                         required time                         13.457    
                         arrival time                         -13.181    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_rstate_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        2.313ns  (logic 0.077ns (3.329%)  route 2.236ns (96.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 14.295 - 10.000 ) 
    Source Clock Delay      (SCD):    4.201ns = ( 10.868 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.941ns (routing 1.711ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.489ns (routing 1.080ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.941    10.868    design_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X39Y312        FDRE                                         r  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y312        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.945 f  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=233, routed)         2.236    13.181    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_8_alias
    SLICE_X33Y326        FDRE                                         r  design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_rstate_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.489    14.295    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X33Y326        FDRE                                         r  design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_rstate_reg[2]/C
                         clock pessimism             -0.584    13.711    
                         clock uncertainty           -0.180    13.531    
    SLICE_X33Y326        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074    13.457    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_rstate_reg[2]
  -------------------------------------------------------------------
                         required time                         13.457    
                         arrival time                         -13.181    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        2.235ns  (logic 0.077ns (3.445%)  route 2.158ns (96.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.201ns = ( 10.868 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.941ns (routing 1.711ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.488ns (routing 1.080ns, distribution 1.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.941    10.868    design_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X39Y312        FDRE                                         r  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y312        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.945 f  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=233, routed)         2.158    13.103    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_8_alias
    SLICE_X33Y323        FDRE                                         r  design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.488    14.294    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X33Y323        FDRE                                         r  design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[1]/C
                         clock pessimism             -0.584    13.710    
                         clock uncertainty           -0.180    13.530    
    SLICE_X33Y323        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    13.456    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[1]
  -------------------------------------------------------------------
                         required time                         13.456    
                         arrival time                         -13.103    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        2.235ns  (logic 0.077ns (3.445%)  route 2.158ns (96.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.201ns = ( 10.868 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.941ns (routing 1.711ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.488ns (routing 1.080ns, distribution 1.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.941    10.868    design_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X39Y312        FDRE                                         r  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y312        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.945 f  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=233, routed)         2.158    13.103    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_8_alias
    SLICE_X33Y323        FDRE                                         r  design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.488    14.294    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X33Y323        FDRE                                         r  design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                         clock pessimism             -0.584    13.710    
                         clock uncertainty           -0.180    13.530    
    SLICE_X33Y323        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    13.456    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]
  -------------------------------------------------------------------
                         required time                         13.456    
                         arrival time                         -13.103    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        2.235ns  (logic 0.077ns (3.445%)  route 2.158ns (96.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.201ns = ( 10.868 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.941ns (routing 1.711ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.488ns (routing 1.080ns, distribution 1.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       2.941    10.868    design_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X39Y312        FDRE                                         r  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y312        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.945 f  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=233, routed)         2.158    13.103    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_8_alias
    SLICE_X33Y323        FDRE                                         r  design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.488    14.294    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X33Y323        FDRE                                         r  design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[3]/C
                         clock pessimism             -0.584    13.710    
                         clock uncertainty           -0.180    13.530    
    SLICE_X33Y323        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    13.456    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[3]
  -------------------------------------------------------------------
                         required time                         13.456    
                         arrival time                         -13.103    
  -------------------------------------------------------------------
                         slack                                  0.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/stats/inst/top_CNTRL_s_axi_U/int_raw_blerr_V_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.111ns (27.681%)  route 0.290ns (72.319%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.606ns (routing 0.937ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.726ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       1.606     2.572    design_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X41Y346        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_raw_blerr_V_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y346        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.611 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_raw_blerr_V_reg[13]/Q
                         net (fo=1, routed)           0.026     2.637    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_raw_blerr_V[13]
    SLICE_X41Y346        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.035     2.672 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[13]_i_5/O
                         net (fo=1, routed)           0.025     2.697    design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[13]_i_5_n_0
    SLICE_X41Y346        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.015     2.712 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[13]_i_2/O
                         net (fo=1, routed)           0.223     2.935    design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[13]_i_2_n_0
    SLICE_X36Y342        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     2.957 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[13]_i_1/O
                         net (fo=1, routed)           0.016     2.973    design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[13]
    SLICE_X36Y342        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.716     2.319    design_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X36Y342        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[13]/C
                         clock pessimism              0.383     2.702    
                         clock uncertainty            0.180     2.881    
    SLICE_X36Y342        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.927    design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.053ns (14.324%)  route 0.317ns (85.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.647ns (routing 0.937ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.717ns (routing 0.726ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       1.647     2.613    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X35Y315        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y315        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.652 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[15]/Q
                         net (fo=1, routed)           0.293     2.945    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V[15]
    SLICE_X35Y315        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     2.959 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[15]_i_1/O
                         net (fo=1, routed)           0.024     2.983    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[15]_i_1_n_0
    SLICE_X35Y315        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.717     2.320    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X35Y315        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[15]/C
                         clock pessimism              0.383     2.703    
                         clock uncertainty            0.180     2.882    
    SLICE_X35Y315        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.928    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_stalled_V_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.051ns (13.386%)  route 0.330ns (86.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.645ns (routing 0.937ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.715ns (routing 0.726ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       1.645     2.611    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X31Y328        FDRE                                         r  design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_stalled_V_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y328        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.648 r  design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_stalled_V_reg[6]/Q
                         net (fo=1, routed)           0.314     2.962    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_stalled_V[6]
    SLICE_X32Y327        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     2.976 r  design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[6]_i_1/O
                         net (fo=1, routed)           0.016     2.992    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[6]_i_1_n_0
    SLICE_X32Y327        FDRE                                         r  design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.715     2.318    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X32Y327        FDRE                                         r  design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[6]/C
                         clock pessimism              0.383     2.701    
                         clock uncertainty            0.180     2.880    
    SLICE_X32Y327        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.926    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.094ns (24.543%)  route 0.289ns (75.457%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.603ns (routing 0.937ns, distribution 0.666ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.726ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       1.603     2.569    design_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X40Y331        FDRE                                         r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y331        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.608 r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V_reg[31]/Q
                         net (fo=2, routed)           0.068     2.676    design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V_reg[63]_0[31]
    SLICE_X40Y331        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.040     2.716 r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[31]_i_6/O
                         net (fo=1, routed)           0.200     2.916    design_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[31]_i_6_n_0
    SLICE_X41Y327        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.015     2.931 r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[31]_i_2/O
                         net (fo=1, routed)           0.021     2.952    design_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[31]
    SLICE_X41Y327        FDRE                                         r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.673     2.276    design_1_i/data_source/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X41Y327        FDRE                                         r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[31]/C
                         clock pessimism              0.383     2.659    
                         clock uncertainty            0.180     2.838    
    SLICE_X41Y327        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.884    design_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/stats/inst/top_CNTRL_s_axi_U/int_iter_cnt_V_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.061ns (16.992%)  route 0.298ns (83.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.632ns (routing 0.937ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.726ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       1.632     2.598    design_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X37Y341        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_iter_cnt_V_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y341        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.637 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_iter_cnt_V_reg[7]/Q
                         net (fo=1, routed)           0.282     2.919    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_iter_cnt_V[7]
    SLICE_X38Y344        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.022     2.941 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[7]_i_1/O
                         net (fo=1, routed)           0.016     2.957    design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[7]
    SLICE_X38Y344        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.677     2.280    design_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X38Y344        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[7]/C
                         clock pessimism              0.383     2.663    
                         clock uncertainty            0.180     2.842    
    SLICE_X38Y344        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.888    design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.888    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.098ns (22.951%)  route 0.329ns (77.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    2.575ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.609ns (routing 0.937ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.717ns (routing 0.726ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       1.609     2.575    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X40Y313        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y313        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.614 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[12]/Q
                         net (fo=3, routed)           0.303     2.917    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[31]_0[12]
    SLICE_X35Y314        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.059     2.976 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[12]_i_1/O
                         net (fo=1, routed)           0.026     3.002    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[12]_i_1_n_0
    SLICE_X35Y314        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.717     2.320    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X35Y314        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[12]/C
                         clock pessimism              0.383     2.703    
                         clock uncertainty            0.180     2.882    
    SLICE_X35Y314        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.928    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.002    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/stats/inst/top_CNTRL_s_axi_U/int_block_cnt_V_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.061ns (15.365%)  route 0.336ns (84.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.635ns (routing 0.937ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.726ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       1.635     2.601    design_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X37Y346        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_block_cnt_V_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y346        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.640 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_block_cnt_V_reg[25]/Q
                         net (fo=1, routed)           0.315     2.955    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_block_cnt_V[25]
    SLICE_X37Y346        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.022     2.977 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[25]_i_1/O
                         net (fo=1, routed)           0.021     2.998    design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[25]
    SLICE_X37Y346        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.713     2.316    design_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X37Y346        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[25]/C
                         clock pessimism              0.383     2.699    
                         clock uncertainty            0.180     2.878    
    SLICE_X37Y346        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.924    design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.924    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.061ns (15.404%)  route 0.335ns (84.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.643ns (routing 0.937ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.715ns (routing 0.726ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       1.643     2.609    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X33Y318        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y318        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.648 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[20]/Q
                         net (fo=1, routed)           0.318     2.966    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V[20]
    SLICE_X33Y316        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     2.988 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[20]_i_1/O
                         net (fo=1, routed)           0.017     3.005    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[20]_i_1_n_0
    SLICE_X33Y316        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.715     2.318    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X33Y316        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[20]/C
                         clock pessimism              0.383     2.701    
                         clock uncertainty            0.180     2.880    
    SLICE_X33Y316        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.926    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           3.005    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/stats/inst/top_CNTRL_s_axi_U/int_iter_cnt_V_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.074ns (18.227%)  route 0.332ns (81.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.635ns (routing 0.937ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.726ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       1.635     2.601    design_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X37Y346        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_iter_cnt_V_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y346        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.640 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_iter_cnt_V_reg[30]/Q
                         net (fo=1, routed)           0.314     2.954    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_iter_cnt_V[30]
    SLICE_X37Y346        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.035     2.989 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[30]_i_1/O
                         net (fo=1, routed)           0.018     3.007    design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[30]
    SLICE_X37Y346        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.713     2.316    design_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X37Y346        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[30]/C
                         clock pessimism              0.383     2.699    
                         clock uncertainty            0.180     2.878    
    SLICE_X37Y346        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     2.924    design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.924    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.084ns (20.948%)  route 0.317ns (79.052%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.601ns (routing 0.937ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.726ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=26338, routed)       1.601     2.567    design_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X41Y329        FDRE                                         r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y329        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.606 r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V_reg[18]/Q
                         net (fo=2, routed)           0.084     2.690    design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V_reg[63]_0[18]
    SLICE_X41Y329        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.022     2.712 r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[18]_i_3/O
                         net (fo=1, routed)           0.212     2.924    design_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[18]_i_3_n_0
    SLICE_X41Y328        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.023     2.947 r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[18]_i_1/O
                         net (fo=1, routed)           0.021     2.968    design_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[18]
    SLICE_X41Y328        FDRE                                         r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.672     2.275    design_1_i/data_source/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X41Y328        FDRE                                         r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[18]/C
                         clock pessimism              0.383     2.658    
                         clock uncertainty            0.180     2.837    
    SLICE_X41Y328        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.883    design_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.883    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  0.084    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_design_1_clk_wiz_0
  To Clock:  clk_out3_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.638ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.227ns (20.000%)  route 0.908ns (80.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 14.306 - 10.000 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.814ns (routing 1.189ns, distribution 1.625ns)
  Clock Net Delay (Destination): 2.500ns (routing 1.080ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.814     4.071    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y47         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     4.150 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.254     4.404    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X31Y47         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.552 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.654     5.206    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X30Y44         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.500    14.306    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y44         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.336    13.969    
                         clock uncertainty           -0.060    13.910    
    SLICE_X30Y44         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    13.844    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.844    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                  8.638    

Slack (MET) :             8.638ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.227ns (20.000%)  route 0.908ns (80.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 14.306 - 10.000 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.814ns (routing 1.189ns, distribution 1.625ns)
  Clock Net Delay (Destination): 2.500ns (routing 1.080ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.814     4.071    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y47         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     4.150 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.254     4.404    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X31Y47         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.552 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.654     5.206    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X30Y44         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.500    14.306    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y44         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.336    13.969    
                         clock uncertainty           -0.060    13.910    
    SLICE_X30Y44         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    13.844    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.844    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                  8.638    

Slack (MET) :             8.640ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.227ns (20.053%)  route 0.905ns (79.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 14.305 - 10.000 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.814ns (routing 1.189ns, distribution 1.625ns)
  Clock Net Delay (Destination): 2.499ns (routing 1.080ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.814     4.071    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y47         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     4.150 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.254     4.404    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X31Y47         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.552 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.651     5.203    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X30Y44         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.499    14.305    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y44         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.336    13.968    
                         clock uncertainty           -0.060    13.909    
    SLICE_X30Y44         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    13.843    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.843    
                         arrival time                          -5.203    
  -------------------------------------------------------------------
                         slack                                  8.640    

Slack (MET) :             8.655ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.117ns (11.048%)  route 0.942ns (88.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 14.299 - 10.000 ) 
    Source Clock Delay      (SCD):    4.057ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.800ns (routing 1.189ns, distribution 1.611ns)
  Clock Net Delay (Destination): 2.493ns (routing 1.080ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.800     4.057    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y59         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     4.137 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.328     4.465    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y69         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     4.502 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.614     5.116    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y67         FDPE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.493    14.299    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y67         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.402    13.897    
                         clock uncertainty           -0.060    13.837    
    SLICE_X26Y67         FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.066    13.771    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  8.655    

Slack (MET) :             8.658ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.117ns (11.059%)  route 0.941ns (88.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 14.301 - 10.000 ) 
    Source Clock Delay      (SCD):    4.057ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.800ns (routing 1.189ns, distribution 1.611ns)
  Clock Net Delay (Destination): 2.495ns (routing 1.080ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.800     4.057    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y59         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     4.137 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.328     4.465    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y69         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     4.502 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.613     5.115    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y67         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.495    14.301    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y67         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.402    13.899    
                         clock uncertainty           -0.060    13.839    
    SLICE_X26Y67         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    13.773    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.773    
                         arrival time                          -5.115    
  -------------------------------------------------------------------
                         slack                                  8.658    

Slack (MET) :             8.658ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.117ns (11.059%)  route 0.941ns (88.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 14.301 - 10.000 ) 
    Source Clock Delay      (SCD):    4.057ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.800ns (routing 1.189ns, distribution 1.611ns)
  Clock Net Delay (Destination): 2.495ns (routing 1.080ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.800     4.057    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y59         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     4.137 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.328     4.465    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y69         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     4.502 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.613     5.115    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y67         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.495    14.301    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y67         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.402    13.899    
                         clock uncertainty           -0.060    13.839    
    SLICE_X26Y67         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    13.773    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.773    
                         arrival time                          -5.115    
  -------------------------------------------------------------------
                         slack                                  8.658    

Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.227ns (21.517%)  route 0.828ns (78.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 14.307 - 10.000 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.814ns (routing 1.189ns, distribution 1.625ns)
  Clock Net Delay (Destination): 2.501ns (routing 1.080ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.814     4.071    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y47         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     4.150 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.254     4.404    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X31Y47         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.552 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.574     5.126    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y45         FDPE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.501    14.307    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y45         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.336    13.970    
                         clock uncertainty           -0.060    13.911    
    SLICE_X30Y45         FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.066    13.845    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -5.126    
  -------------------------------------------------------------------
                         slack                                  8.719    

Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.227ns (21.517%)  route 0.828ns (78.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 14.307 - 10.000 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.814ns (routing 1.189ns, distribution 1.625ns)
  Clock Net Delay (Destination): 2.501ns (routing 1.080ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.814     4.071    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y47         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     4.150 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.254     4.404    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X31Y47         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.552 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.574     5.126    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y45         FDPE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.501    14.307    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y45         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.336    13.970    
                         clock uncertainty           -0.060    13.911    
    SLICE_X30Y45         FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.066    13.845    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -5.126    
  -------------------------------------------------------------------
                         slack                                  8.719    

Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.227ns (21.517%)  route 0.828ns (78.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 14.307 - 10.000 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.814ns (routing 1.189ns, distribution 1.625ns)
  Clock Net Delay (Destination): 2.501ns (routing 1.080ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.814     4.071    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y47         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     4.150 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.254     4.404    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X31Y47         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.552 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.574     5.126    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y45         FDPE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.501    14.307    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y45         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.336    13.970    
                         clock uncertainty           -0.060    13.911    
    SLICE_X30Y45         FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.066    13.845    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -5.126    
  -------------------------------------------------------------------
                         slack                                  8.719    

Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.227ns (21.517%)  route 0.828ns (78.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 14.307 - 10.000 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.814ns (routing 1.189ns, distribution 1.625ns)
  Clock Net Delay (Destination): 2.501ns (routing 1.080ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.814     4.071    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y47         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     4.150 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.254     4.404    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X31Y47         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.552 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.574     5.126    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y45         FDPE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.501    14.307    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y45         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.336    13.970    
                         clock uncertainty           -0.060    13.911    
    SLICE_X30Y45         FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066    13.845    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -5.126    
  -------------------------------------------------------------------
                         slack                                  8.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.060ns (27.149%)  route 0.161ns (72.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.052ns
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Net Delay (Source):      2.492ns (routing 1.080ns, distribution 1.412ns)
  Clock Net Delay (Destination): 2.795ns (routing 1.189ns, distribution 1.606ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.492     4.298    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X24Y119        FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y119        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     4.358 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.161     4.519    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X24Y120        FDPE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.795     4.052    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X24Y120        FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.419     4.471    
    SLICE_X24Y120        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.032     4.439    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -4.439    
                         arrival time                           4.519    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.060ns (27.273%)  route 0.160ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.050ns
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Net Delay (Source):      2.492ns (routing 1.080ns, distribution 1.412ns)
  Clock Net Delay (Destination): 2.793ns (routing 1.189ns, distribution 1.604ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.492     4.298    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X24Y119        FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y119        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     4.358 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.160     4.518    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X24Y120        FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.793     4.050    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X24Y120        FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.419     4.469    
    SLICE_X24Y120        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.032     4.437    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.437    
                         arrival time                           4.518    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.060ns (27.273%)  route 0.160ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.050ns
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Net Delay (Source):      2.492ns (routing 1.080ns, distribution 1.412ns)
  Clock Net Delay (Destination): 2.793ns (routing 1.189ns, distribution 1.604ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.492     4.298    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X24Y119        FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y119        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     4.358 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.160     4.518    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X24Y120        FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        2.793     4.050    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X24Y120        FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.419     4.469    
    SLICE_X24Y120        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.032     4.437    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.437    
                         arrival time                           4.518    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      1.545ns (routing 0.653ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.726ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.545     2.509    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y31         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.549 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.093     2.642    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y32         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.740     2.343    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X29Y32         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.189     2.532    
    SLICE_X29Y32         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.512    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      1.545ns (routing 0.653ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.726ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.545     2.509    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y31         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.549 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.093     2.642    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y32         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.740     2.343    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X29Y32         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.189     2.532    
    SLICE_X29Y32         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.512    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      1.545ns (routing 0.653ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.726ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.545     2.509    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y31         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.549 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.093     2.642    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y32         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.740     2.343    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X29Y32         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.189     2.532    
    SLICE_X29Y32         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.512    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      1.545ns (routing 0.653ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.726ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.545     2.509    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y31         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.549 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.093     2.642    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y32         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.740     2.343    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X29Y32         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.189     2.532    
    SLICE_X29Y32         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.512    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      1.545ns (routing 0.653ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.726ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.545     2.509    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y31         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.549 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.093     2.642    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y32         FDPE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.736     2.339    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X29Y32         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.189     2.528    
    SLICE_X29Y32         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     2.508    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      1.545ns (routing 0.653ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.726ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.545     2.509    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y31         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.549 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.093     2.642    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y32         FDPE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.736     2.339    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X29Y32         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.189     2.528    
    SLICE_X29Y32         FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     2.508    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      1.545ns (routing 0.653ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.726ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.545     2.509    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y31         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.549 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.093     2.642    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y32         FDPE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6608, routed)        1.736     2.339    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X29Y32         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.189     2.528    
    SLICE_X29Y32         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.508    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.766ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.131ns (13.862%)  route 0.814ns (86.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 11.720 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.453ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.538ns (routing 0.410ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.749     1.975    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y84         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y84         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.056 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.392     2.448    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y103        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.498 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.422     2.920    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X24Y106        FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.538    11.720    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X24Y106        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.162    11.882    
                         clock uncertainty           -0.130    11.752    
    SLICE_X24Y106        FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.066    11.686    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         11.686    
                         arrival time                          -2.920    
  -------------------------------------------------------------------
                         slack                                  8.766    

Slack (MET) :             8.768ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.131ns (13.907%)  route 0.811ns (86.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.453ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.410ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.749     1.975    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y84         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y84         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.056 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.392     2.448    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y103        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.498 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.419     2.917    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X24Y106        FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.537    11.719    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X24Y106        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.162    11.881    
                         clock uncertainty           -0.130    11.751    
    SLICE_X24Y106        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    11.685    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.685    
                         arrival time                          -2.917    
  -------------------------------------------------------------------
                         slack                                  8.768    

Slack (MET) :             8.768ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.131ns (13.907%)  route 0.811ns (86.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.453ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.410ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.749     1.975    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y84         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y84         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.056 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.392     2.448    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y103        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.498 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.419     2.917    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X24Y106        FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.537    11.719    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X24Y106        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.162    11.881    
                         clock uncertainty           -0.130    11.751    
    SLICE_X24Y106        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.066    11.685    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.685    
                         arrival time                          -2.917    
  -------------------------------------------------------------------
                         slack                                  8.768    

Slack (MET) :             8.819ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.131ns (14.621%)  route 0.765ns (85.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 11.724 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.453ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.410ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.749     1.975    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y84         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y84         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.056 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.392     2.448    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y103        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.498 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.373     2.871    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X24Y105        FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.542    11.724    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X24Y105        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.162    11.886    
                         clock uncertainty           -0.130    11.756    
    SLICE_X24Y105        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.066    11.690    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.690    
                         arrival time                          -2.871    
  -------------------------------------------------------------------
                         slack                                  8.819    

Slack (MET) :             8.819ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.131ns (14.621%)  route 0.765ns (85.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 11.724 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.453ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.410ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.749     1.975    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y84         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y84         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.056 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.392     2.448    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y103        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.498 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.373     2.871    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X24Y105        FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.542    11.724    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X24Y105        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.162    11.886    
                         clock uncertainty           -0.130    11.756    
    SLICE_X24Y105        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066    11.690    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.690    
                         arrival time                          -2.871    
  -------------------------------------------------------------------
                         slack                                  8.819    

Slack (MET) :             8.819ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.131ns (14.621%)  route 0.765ns (85.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 11.724 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.453ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.410ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.749     1.975    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y84         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y84         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.056 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.392     2.448    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y103        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.498 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.373     2.871    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X24Y105        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.542    11.724    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X24Y105        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.162    11.886    
                         clock uncertainty           -0.130    11.756    
    SLICE_X24Y105        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.690    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.690    
                         arrival time                          -2.871    
  -------------------------------------------------------------------
                         slack                                  8.819    

Slack (MET) :             8.821ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.131ns (14.670%)  route 0.762ns (85.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 11.723 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.453ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.410ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.749     1.975    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y84         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y84         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.056 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.392     2.448    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y103        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.498 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.370     2.868    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X24Y105        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.541    11.723    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X24Y105        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.162    11.885    
                         clock uncertainty           -0.130    11.755    
    SLICE_X24Y105        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    11.689    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                          -2.868    
  -------------------------------------------------------------------
                         slack                                  8.821    

Slack (MET) :             8.821ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.131ns (14.670%)  route 0.762ns (85.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 11.723 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.453ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.410ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.749     1.975    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y84         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y84         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.056 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.392     2.448    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y103        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.498 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.370     2.868    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X24Y105        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.541    11.723    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X24Y105        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.162    11.885    
                         clock uncertainty           -0.130    11.755    
    SLICE_X24Y105        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    11.689    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                          -2.868    
  -------------------------------------------------------------------
                         slack                                  8.821    

Slack (MET) :             8.821ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.131ns (14.670%)  route 0.762ns (85.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 11.723 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.453ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.410ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.749     1.975    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y84         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y84         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.056 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.392     2.448    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y103        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.498 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.370     2.868    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X24Y105        FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.541    11.723    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X24Y105        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.162    11.885    
                         clock uncertainty           -0.130    11.755    
    SLICE_X24Y105        FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.066    11.689    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                          -2.868    
  -------------------------------------------------------------------
                         slack                                  8.821    

Slack (MET) :             8.821ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.131ns (14.670%)  route 0.762ns (85.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 11.723 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.453ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.410ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.749     1.975    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y84         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y84         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.056 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.392     2.448    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y103        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.498 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.370     2.868    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X24Y105        FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.541    11.723    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X24Y105        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.162    11.885    
                         clock uncertainty           -0.130    11.755    
    SLICE_X24Y105        FDPE (Recov_FFF2_SLICEM_C_PRE)
                                                     -0.066    11.689    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                          -2.868    
  -------------------------------------------------------------------
                         slack                                  8.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.041ns (28.472%)  route 0.103ns (71.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.957ns (routing 0.244ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.275ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       0.957     1.077    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X30Y37         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.118 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.103     1.221    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y37         FDPE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.086     1.233    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y37         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.106     1.127    
    SLICE_X29Y37         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.107    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.041ns (28.472%)  route 0.103ns (71.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.957ns (routing 0.244ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.275ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       0.957     1.077    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X30Y37         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.118 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.103     1.221    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y37         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.086     1.233    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y37         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.106     1.127    
    SLICE_X29Y37         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.107    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.041ns (28.472%)  route 0.103ns (71.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.957ns (routing 0.244ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.275ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       0.957     1.077    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X30Y37         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.118 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.103     1.221    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y37         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.086     1.233    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y37         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.106     1.127    
    SLICE_X29Y37         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.107    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.041ns (28.472%)  route 0.103ns (71.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.957ns (routing 0.244ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.275ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       0.957     1.077    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X30Y37         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.118 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.103     1.221    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y37         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.086     1.233    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y37         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.106     1.127    
    SLICE_X29Y37         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.107    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.041ns (28.472%)  route 0.103ns (71.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.957ns (routing 0.244ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.275ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       0.957     1.077    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X30Y37         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.118 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.103     1.221    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y37         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.086     1.233    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y37         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.106     1.127    
    SLICE_X29Y37         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.107    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.041ns (28.472%)  route 0.103ns (71.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.957ns (routing 0.244ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.275ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       0.957     1.077    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X30Y37         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.118 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.103     1.221    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y37         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.086     1.233    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y37         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.106     1.127    
    SLICE_X29Y37         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.107    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.041ns (28.472%)  route 0.103ns (71.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.957ns (routing 0.244ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.275ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       0.957     1.077    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X30Y37         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.118 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.103     1.221    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y37         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.086     1.233    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y37         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.106     1.127    
    SLICE_X29Y37         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.107    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.041ns (28.472%)  route 0.103ns (71.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.957ns (routing 0.244ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.275ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       0.957     1.077    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X30Y37         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.118 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.103     1.221    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y37         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.086     1.233    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y37         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.106     1.127    
    SLICE_X29Y37         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.107    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.041ns (28.472%)  route 0.103ns (71.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.957ns (routing 0.244ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.275ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       0.957     1.077    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X30Y37         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.118 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.103     1.221    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y37         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.082     1.229    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y37         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.106     1.123    
    SLICE_X29Y37         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.103    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.041ns (28.472%)  route 0.103ns (71.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.957ns (routing 0.244ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.275ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       0.957     1.077    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X30Y37         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.118 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.103     1.221    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y37         FDPE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10011, routed)       1.082     1.229    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y37         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.106     1.123    
    SLICE_X29Y37         FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     1.103    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.118    





