// Seed: 3080117093
module module_0 (
    id_1
);
  inout wire id_1;
  logic id_2;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    input wire id_2,
    output tri1 id_3,
    output logic id_4,
    input tri1 id_5,
    input wor id_6,
    input wor id_7,
    input tri1 id_8,
    input wire id_9,
    output uwire id_10,
    input tri0 id_11,
    input supply1 id_12,
    output wor id_13,
    input wor id_14
);
  wire [1 : -1] id_16, id_17;
  always #1 if (1) id_4 <= id_9 == id_7;
  module_0 modCall_1 (id_17);
endmodule
