Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto df6264912dc94b4484c861525ef1c957 --debug typical --relax --include ../../../brett_game.srcs/sources_1/imports/sources_1/imports/sources_1/new --include ../../../brett_game.srcs/sources_1/new -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot project_screentest_behav xil_defaultlib.project_screentest xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port writedata [C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/new/memIO.sv:47]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 12 for port mem_addr [C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/new/memIO.sv:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU(N=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(Abits=32,Dbits=32,Nloc=32,i...
Compiling module xil_defaultlib.mem_mapper
Compiling module xil_defaultlib.screenmemory(Abits=12,Nloc=1200,...
Compiling module xil_defaultlib.dmem(Abits=12,Nloc=32,dmem_init=...
Compiling module xil_defaultlib.memIO(dmem_init="brett_game_data...
Compiling module xil_defaultlib.xycounter(width=800,height=525)
Compiling module xil_defaultlib.vgatimer
Compiling module xil_defaultlib.bitmapmemory(Abits=12,Nloc=1024,...
Compiling module xil_defaultlib.vgadisplaydriver(bitmap_init="sc...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.project_screentest
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot project_screentest_behav
