Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3457] index 2 is out of array constraint 1 downto 0 for target 'ja' [C:/Users/smdt/Triple_FPGA/sMDT_fpga_arndt/Project/sMDT.srcs/sim_1/new/tb_top.vhd:64]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_top in library work failed.
