

================================================================
== Vitis HLS Report for 'decision_function_14'
================================================================
* Date:           Thu Jan 23 13:40:44 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.596 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.59>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_48_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_48_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_47_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_47_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_46_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_46_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_46_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_45_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_45_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_44_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_44_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_43_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_43_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_42_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_42_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_40_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_40_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_38_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_38_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_37_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_37_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_34_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_34_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_33_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_33_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_32_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_32_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_31_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_31_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_27_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_27_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_24_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_24_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_23_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_23_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_21_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_21_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_19_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_19_val" [firmware/BDT.h:86]   --->   Operation 21 'read' 'x_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_18_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_18_val" [firmware/BDT.h:86]   --->   Operation 22 'read' 'x_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_12_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val" [firmware/BDT.h:86]   --->   Operation 23 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 24 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 25 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.h:86]   --->   Operation 26 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_2_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val" [firmware/BDT.h:86]   --->   Operation 27 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_40_val_read, i18 657" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_364 = icmp_slt  i18 %x_32_val_read, i18 734" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_364' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_365 = icmp_slt  i18 %x_24_val_read, i18 302" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_365' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_366 = icmp_slt  i18 %x_43_val_read, i18 93" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_366' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_367 = icmp_slt  i18 %x_44_val_read, i18 15" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_367' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_368 = icmp_slt  i18 %x_21_val_read, i18 179" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_368' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln86_369 = icmp_slt  i18 %x_42_val_read, i18 172" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_369' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_370 = icmp_slt  i18 %x_34_val_read, i18 452" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_370' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_371 = icmp_slt  i18 %x_48_val_read, i18 3249" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_371' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %x_38_val_read, i32 1, i32 17" [firmware/BDT.h:86]   --->   Operation 37 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_1403 = icmp_slt  i17 %tmp, i17 1" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1403' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_373 = icmp_slt  i18 %x_46_val_read, i18 45" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_373' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln86_374 = icmp_slt  i18 %x_27_val_read, i18 30255" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_374' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln86_375 = icmp_slt  i18 %x_43_val_read, i18 76" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_375' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln86_376 = icmp_slt  i18 %x_45_val_read, i18 267" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_376' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln86_377 = icmp_slt  i18 %x_48_val_read, i18 1826" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_377' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%icmp_ln86_378 = icmp_slt  i18 %x_32_val_read, i18 710" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_378' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%icmp_ln86_379 = icmp_slt  i18 %x_31_val_read, i18 508" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_379' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln86_380 = icmp_slt  i18 %x_9_val_read, i18 1098" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_380' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%icmp_ln86_381 = icmp_slt  i18 %x_12_val_read, i18 258384" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_381' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%icmp_ln86_382 = icmp_slt  i18 %x_47_val_read, i18 49159" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_382' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%icmp_ln86_383 = icmp_slt  i18 %x_37_val_read, i18 21" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_383' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.79ns)   --->   "%icmp_ln86_384 = icmp_slt  i18 %x_11_val_read, i18 927" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_384' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.79ns)   --->   "%icmp_ln86_385 = icmp_slt  i18 %x_18_val_read, i18 1392" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_385' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.79ns)   --->   "%icmp_ln86_386 = icmp_slt  i18 %x_2_val_read, i18 725" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_386' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.79ns)   --->   "%icmp_ln86_387 = icmp_slt  i18 %x_23_val_read, i18 31" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_387' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.79ns)   --->   "%icmp_ln86_388 = icmp_slt  i18 %x_33_val_read, i18 952" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_388' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.79ns)   --->   "%icmp_ln86_389 = icmp_slt  i18 %x_19_val_read, i18 3854" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_389' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.79ns)   --->   "%icmp_ln86_390 = icmp_slt  i18 %x_6_val_read, i18 26777" [firmware/BDT.h:86]   --->   Operation 56 'icmp' 'icmp_ln86_390' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.79ns)   --->   "%icmp_ln86_391 = icmp_slt  i18 %x_21_val_read, i18 188" [firmware/BDT.h:86]   --->   Operation 57 'icmp' 'icmp_ln86_391' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.79ns)   --->   "%icmp_ln86_392 = icmp_slt  i18 %x_43_val_read, i18 85" [firmware/BDT.h:86]   --->   Operation 58 'icmp' 'icmp_ln86_392' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_364, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_175 = xor i1 %icmp_ln86_364, i1 1" [firmware/BDT.h:104]   --->   Operation 60 'xor' 'xor_ln104_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_175" [firmware/BDT.h:104]   --->   Operation 61 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.12ns)   --->   "%and_ln102_351 = and i1 %icmp_ln86_366, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_351' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_71)   --->   "%xor_ln104_177 = xor i1 %icmp_ln86_366, i1 1" [firmware/BDT.h:104]   --->   Operation 63 'xor' 'xor_ln104_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_71 = and i1 %and_ln102, i1 %xor_ln104_177" [firmware/BDT.h:104]   --->   Operation 64 'and' 'and_ln104_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.12ns)   --->   "%and_ln102_352 = and i1 %icmp_ln86_367, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_352' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_72)   --->   "%xor_ln104_178 = xor i1 %icmp_ln86_367, i1 1" [firmware/BDT.h:104]   --->   Operation 66 'xor' 'xor_ln104_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_72 = and i1 %and_ln104, i1 %xor_ln104_178" [firmware/BDT.h:104]   --->   Operation 67 'and' 'and_ln104_72' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.12ns)   --->   "%and_ln102_355 = and i1 %icmp_ln86_370, i1 %and_ln102_351" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_355' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_181 = xor i1 %icmp_ln86_370, i1 1" [firmware/BDT.h:104]   --->   Operation 69 'xor' 'xor_ln104_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.12ns)   --->   "%and_ln102_356 = and i1 %icmp_ln86_371, i1 %and_ln104_71" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_356' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_360)   --->   "%xor_ln104_182 = xor i1 %icmp_ln86_371, i1 1" [firmware/BDT.h:104]   --->   Operation 71 'xor' 'xor_ln104_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.12ns)   --->   "%and_ln102_357 = and i1 %icmp_ln86_1403, i1 %and_ln102_352" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_357' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_364)   --->   "%xor_ln104_183 = xor i1 %icmp_ln86_1403, i1 1" [firmware/BDT.h:104]   --->   Operation 73 'xor' 'xor_ln104_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.12ns)   --->   "%and_ln102_358 = and i1 %icmp_ln86_373, i1 %and_ln104_72" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_358' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_368)   --->   "%xor_ln104_184 = xor i1 %icmp_ln86_373, i1 1" [firmware/BDT.h:104]   --->   Operation 75 'xor' 'xor_ln104_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_356)   --->   "%and_ln102_363 = and i1 %icmp_ln86_378, i1 %and_ln102_355" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_379 = and i1 %icmp_ln86_379, i1 %xor_ln104_181" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_364 = and i1 %and_ln102_379, i1 %and_ln102_351" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_358)   --->   "%and_ln102_365 = and i1 %icmp_ln86_380, i1 %and_ln102_356" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_360)   --->   "%and_ln102_380 = and i1 %icmp_ln86_381, i1 %xor_ln104_182" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_360)   --->   "%and_ln102_366 = and i1 %and_ln102_380, i1 %and_ln104_71" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_362)   --->   "%and_ln102_367 = and i1 %icmp_ln86_382, i1 %and_ln102_357" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_364)   --->   "%and_ln102_381 = and i1 %icmp_ln86_383, i1 %xor_ln104_183" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_364)   --->   "%and_ln102_368 = and i1 %and_ln102_381, i1 %and_ln102_352" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_366)   --->   "%and_ln102_369 = and i1 %icmp_ln86_1403, i1 %and_ln102_358" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_368)   --->   "%and_ln102_382 = and i1 %icmp_ln86_384, i1 %xor_ln104_184" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_368)   --->   "%and_ln102_370 = and i1 %and_ln102_382, i1 %and_ln104_72" [firmware/BDT.h:102]   --->   Operation 87 'and' 'and_ln102_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_356)   --->   "%xor_ln117 = xor i1 %and_ln102_363, i1 1" [firmware/BDT.h:117]   --->   Operation 88 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_356)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 89 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_355, i1 %and_ln102_364" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_356)   --->   "%select_ln117 = select i1 %and_ln102_355, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_356)   --->   "%select_ln117_355 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 92 'select' 'select_ln117_355' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_356)   --->   "%zext_ln117_39 = zext i2 %select_ln117_355" [firmware/BDT.h:117]   --->   Operation 93 'zext' 'zext_ln117_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_358)   --->   "%or_ln117_340 = or i1 %and_ln102_351, i1 %and_ln102_365" [firmware/BDT.h:117]   --->   Operation 94 'or' 'or_ln117_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_356 = select i1 %and_ln102_351, i3 %zext_ln117_39, i3 4" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_356' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.12ns)   --->   "%or_ln117_341 = or i1 %and_ln102_351, i1 %and_ln102_356" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_341' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_358)   --->   "%select_ln117_357 = select i1 %or_ln117_340, i3 %select_ln117_356, i3 5" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_357' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_360)   --->   "%or_ln117_342 = or i1 %or_ln117_341, i1 %and_ln102_366" [firmware/BDT.h:117]   --->   Operation 98 'or' 'or_ln117_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_358 = select i1 %or_ln117_341, i3 %select_ln117_357, i3 6" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_358' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_360)   --->   "%select_ln117_359 = select i1 %or_ln117_342, i3 %select_ln117_358, i3 7" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_359' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_360)   --->   "%zext_ln117_40 = zext i3 %select_ln117_359" [firmware/BDT.h:117]   --->   Operation 101 'zext' 'zext_ln117_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_362)   --->   "%or_ln117_343 = or i1 %and_ln102, i1 %and_ln102_367" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_360 = select i1 %and_ln102, i4 %zext_ln117_40, i4 8" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_360' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.12ns)   --->   "%or_ln117_344 = or i1 %and_ln102, i1 %and_ln102_357" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_344' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_362)   --->   "%select_ln117_361 = select i1 %or_ln117_343, i4 %select_ln117_360, i4 9" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_361' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_364)   --->   "%or_ln117_345 = or i1 %or_ln117_344, i1 %and_ln102_368" [firmware/BDT.h:117]   --->   Operation 106 'or' 'or_ln117_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_362 = select i1 %or_ln117_344, i4 %select_ln117_361, i4 10" [firmware/BDT.h:117]   --->   Operation 107 'select' 'select_ln117_362' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.12ns)   --->   "%or_ln117_346 = or i1 %and_ln102, i1 %and_ln102_352" [firmware/BDT.h:117]   --->   Operation 108 'or' 'or_ln117_346' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_364)   --->   "%select_ln117_363 = select i1 %or_ln117_345, i4 %select_ln117_362, i4 11" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_363' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_366)   --->   "%or_ln117_347 = or i1 %or_ln117_346, i1 %and_ln102_369" [firmware/BDT.h:117]   --->   Operation 110 'or' 'or_ln117_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_364 = select i1 %or_ln117_346, i4 %select_ln117_363, i4 12" [firmware/BDT.h:117]   --->   Operation 111 'select' 'select_ln117_364' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.12ns)   --->   "%or_ln117_348 = or i1 %or_ln117_346, i1 %and_ln102_358" [firmware/BDT.h:117]   --->   Operation 112 'or' 'or_ln117_348' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_366)   --->   "%select_ln117_365 = select i1 %or_ln117_347, i4 %select_ln117_364, i4 13" [firmware/BDT.h:117]   --->   Operation 113 'select' 'select_ln117_365' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_368)   --->   "%or_ln117_349 = or i1 %or_ln117_348, i1 %and_ln102_370" [firmware/BDT.h:117]   --->   Operation 114 'or' 'or_ln117_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_366 = select i1 %or_ln117_348, i4 %select_ln117_365, i4 14" [firmware/BDT.h:117]   --->   Operation 115 'select' 'select_ln117_366' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_368)   --->   "%select_ln117_367 = select i1 %or_ln117_349, i4 %select_ln117_366, i4 15" [firmware/BDT.h:117]   --->   Operation 116 'select' 'select_ln117_367' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_368)   --->   "%zext_ln117_41 = zext i4 %select_ln117_367" [firmware/BDT.h:117]   --->   Operation 117 'zext' 'zext_ln117_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_368 = select i1 %icmp_ln86, i5 %zext_ln117_41, i5 16" [firmware/BDT.h:117]   --->   Operation 118 'select' 'select_ln117_368' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.20>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 119 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 120 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.12ns)   --->   "%and_ln102_350 = and i1 %icmp_ln86_365, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 121 'and' 'and_ln102_350' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_70)   --->   "%xor_ln104_176 = xor i1 %icmp_ln86_365, i1 1" [firmware/BDT.h:104]   --->   Operation 122 'xor' 'xor_ln104_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_70 = and i1 %xor_ln104_176, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 123 'and' 'and_ln104_70' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.12ns)   --->   "%and_ln102_353 = and i1 %icmp_ln86_368, i1 %and_ln102_350" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_353' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_73)   --->   "%xor_ln104_179 = xor i1 %icmp_ln86_368, i1 1" [firmware/BDT.h:104]   --->   Operation 125 'xor' 'xor_ln104_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_73 = and i1 %and_ln102_350, i1 %xor_ln104_179" [firmware/BDT.h:104]   --->   Operation 126 'and' 'and_ln104_73' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.12ns)   --->   "%and_ln102_354 = and i1 %icmp_ln86_369, i1 %and_ln104_70" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_354' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_74)   --->   "%xor_ln104_180 = xor i1 %icmp_ln86_369, i1 1" [firmware/BDT.h:104]   --->   Operation 128 'xor' 'xor_ln104_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_74 = and i1 %and_ln104_70, i1 %xor_ln104_180" [firmware/BDT.h:104]   --->   Operation 129 'and' 'and_ln104_74' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.12ns)   --->   "%and_ln102_359 = and i1 %icmp_ln86_374, i1 %and_ln102_353" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_359' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_372)   --->   "%xor_ln104_185 = xor i1 %icmp_ln86_374, i1 1" [firmware/BDT.h:104]   --->   Operation 131 'xor' 'xor_ln104_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.12ns)   --->   "%and_ln102_360 = and i1 %icmp_ln86_375, i1 %and_ln104_73" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_360' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_376)   --->   "%xor_ln104_186 = xor i1 %icmp_ln86_375, i1 1" [firmware/BDT.h:104]   --->   Operation 133 'xor' 'xor_ln104_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.12ns)   --->   "%and_ln102_361 = and i1 %icmp_ln86_376, i1 %and_ln102_354" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_361' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_380)   --->   "%xor_ln104_187 = xor i1 %icmp_ln86_376, i1 1" [firmware/BDT.h:104]   --->   Operation 135 'xor' 'xor_ln104_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.12ns)   --->   "%and_ln102_362 = and i1 %icmp_ln86_377, i1 %and_ln104_74" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_362' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_188 = xor i1 %icmp_ln86_377, i1 1" [firmware/BDT.h:104]   --->   Operation 137 'xor' 'xor_ln104_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_370)   --->   "%and_ln102_371 = and i1 %icmp_ln86_385, i1 %and_ln102_359" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_372)   --->   "%and_ln102_383 = and i1 %icmp_ln86_386, i1 %xor_ln104_185" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_372)   --->   "%and_ln102_372 = and i1 %and_ln102_383, i1 %and_ln102_353" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_374)   --->   "%and_ln102_373 = and i1 %icmp_ln86_387, i1 %and_ln102_360" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_376)   --->   "%and_ln102_384 = and i1 %icmp_ln86_388, i1 %xor_ln104_186" [firmware/BDT.h:102]   --->   Operation 142 'and' 'and_ln102_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_376)   --->   "%and_ln102_374 = and i1 %and_ln102_384, i1 %and_ln104_73" [firmware/BDT.h:102]   --->   Operation 143 'and' 'and_ln102_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_378)   --->   "%and_ln102_375 = and i1 %icmp_ln86_389, i1 %and_ln102_361" [firmware/BDT.h:102]   --->   Operation 144 'and' 'and_ln102_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_380)   --->   "%and_ln102_385 = and i1 %icmp_ln86_390, i1 %xor_ln104_187" [firmware/BDT.h:102]   --->   Operation 145 'and' 'and_ln102_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_380)   --->   "%and_ln102_376 = and i1 %and_ln102_385, i1 %and_ln102_354" [firmware/BDT.h:102]   --->   Operation 146 'and' 'and_ln102_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_382)   --->   "%and_ln102_377 = and i1 %icmp_ln86_391, i1 %and_ln102_362" [firmware/BDT.h:102]   --->   Operation 147 'and' 'and_ln102_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_386 = and i1 %icmp_ln86_392, i1 %xor_ln104_188" [firmware/BDT.h:102]   --->   Operation 148 'and' 'and_ln102_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_378 = and i1 %and_ln102_386, i1 %and_ln104_74" [firmware/BDT.h:102]   --->   Operation 149 'and' 'and_ln102_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_370)   --->   "%or_ln117_350 = or i1 %icmp_ln86, i1 %and_ln102_371" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.12ns)   --->   "%or_ln117_351 = or i1 %icmp_ln86, i1 %and_ln102_359" [firmware/BDT.h:117]   --->   Operation 151 'or' 'or_ln117_351' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_370)   --->   "%select_ln117_369 = select i1 %or_ln117_350, i5 %select_ln117_368, i5 17" [firmware/BDT.h:117]   --->   Operation 152 'select' 'select_ln117_369' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_372)   --->   "%or_ln117_352 = or i1 %or_ln117_351, i1 %and_ln102_372" [firmware/BDT.h:117]   --->   Operation 153 'or' 'or_ln117_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_370 = select i1 %or_ln117_351, i5 %select_ln117_369, i5 18" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_370' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.12ns)   --->   "%or_ln117_353 = or i1 %icmp_ln86, i1 %and_ln102_353" [firmware/BDT.h:117]   --->   Operation 155 'or' 'or_ln117_353' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_372)   --->   "%select_ln117_371 = select i1 %or_ln117_352, i5 %select_ln117_370, i5 19" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_371' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_374)   --->   "%or_ln117_354 = or i1 %or_ln117_353, i1 %and_ln102_373" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_372 = select i1 %or_ln117_353, i5 %select_ln117_371, i5 20" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_372' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.12ns)   --->   "%or_ln117_355 = or i1 %or_ln117_353, i1 %and_ln102_360" [firmware/BDT.h:117]   --->   Operation 159 'or' 'or_ln117_355' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_374)   --->   "%select_ln117_373 = select i1 %or_ln117_354, i5 %select_ln117_372, i5 21" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_373' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_376)   --->   "%or_ln117_356 = or i1 %or_ln117_355, i1 %and_ln102_374" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_374 = select i1 %or_ln117_355, i5 %select_ln117_373, i5 22" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_374' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.12ns)   --->   "%or_ln117_357 = or i1 %icmp_ln86, i1 %and_ln102_350" [firmware/BDT.h:117]   --->   Operation 163 'or' 'or_ln117_357' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_376)   --->   "%select_ln117_375 = select i1 %or_ln117_356, i5 %select_ln117_374, i5 23" [firmware/BDT.h:117]   --->   Operation 164 'select' 'select_ln117_375' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_378)   --->   "%or_ln117_358 = or i1 %or_ln117_357, i1 %and_ln102_375" [firmware/BDT.h:117]   --->   Operation 165 'or' 'or_ln117_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_376 = select i1 %or_ln117_357, i5 %select_ln117_375, i5 24" [firmware/BDT.h:117]   --->   Operation 166 'select' 'select_ln117_376' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.12ns)   --->   "%or_ln117_359 = or i1 %or_ln117_357, i1 %and_ln102_361" [firmware/BDT.h:117]   --->   Operation 167 'or' 'or_ln117_359' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_378)   --->   "%select_ln117_377 = select i1 %or_ln117_358, i5 %select_ln117_376, i5 25" [firmware/BDT.h:117]   --->   Operation 168 'select' 'select_ln117_377' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_380)   --->   "%or_ln117_360 = or i1 %or_ln117_359, i1 %and_ln102_376" [firmware/BDT.h:117]   --->   Operation 169 'or' 'or_ln117_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_378 = select i1 %or_ln117_359, i5 %select_ln117_377, i5 26" [firmware/BDT.h:117]   --->   Operation 170 'select' 'select_ln117_378' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.12ns)   --->   "%or_ln117_361 = or i1 %or_ln117_357, i1 %and_ln102_354" [firmware/BDT.h:117]   --->   Operation 171 'or' 'or_ln117_361' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_380)   --->   "%select_ln117_379 = select i1 %or_ln117_360, i5 %select_ln117_378, i5 27" [firmware/BDT.h:117]   --->   Operation 172 'select' 'select_ln117_379' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_382)   --->   "%or_ln117_362 = or i1 %or_ln117_361, i1 %and_ln102_377" [firmware/BDT.h:117]   --->   Operation 173 'or' 'or_ln117_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_380 = select i1 %or_ln117_361, i5 %select_ln117_379, i5 28" [firmware/BDT.h:117]   --->   Operation 174 'select' 'select_ln117_380' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.12ns)   --->   "%or_ln117_363 = or i1 %or_ln117_361, i1 %and_ln102_362" [firmware/BDT.h:117]   --->   Operation 175 'or' 'or_ln117_363' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_382)   --->   "%select_ln117_381 = select i1 %or_ln117_362, i5 %select_ln117_380, i5 29" [firmware/BDT.h:117]   --->   Operation 176 'select' 'select_ln117_381' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_364 = or i1 %or_ln117_363, i1 %and_ln102_378" [firmware/BDT.h:117]   --->   Operation 177 'or' 'or_ln117_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_382 = select i1 %or_ln117_363, i5 %select_ln117_381, i5 30" [firmware/BDT.h:117]   --->   Operation 178 'select' 'select_ln117_382' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_383 = select i1 %or_ln117_364, i5 %select_ln117_382, i5 31" [firmware/BDT.h:117]   --->   Operation 179 'select' 'select_ln117_383' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.65ns) (out node of the LUT)   --->   "%agg_result = sparsemux i11 @_ssdm_op_SparseMux.ap_auto.32i11.i11.i5, i5 0, i11 3, i5 1, i11 1780, i5 2, i11 1761, i5 3, i11 1996, i5 4, i11 756, i5 5, i11 1560, i5 6, i11 393, i5 7, i11 2044, i5 8, i11 383, i5 9, i11 1709, i5 10, i11 977, i5 11, i11 2040, i5 12, i11 175, i5 13, i11 907, i5 14, i11 115, i5 15, i11 2006, i5 16, i11 1882, i5 17, i11 2039, i5 18, i11 286, i5 19, i11 1967, i5 20, i11 1593, i5 21, i11 1863, i5 22, i11 1958, i5 23, i11 993, i5 24, i11 180, i5 25, i11 2009, i5 26, i11 106, i5 27, i11 773, i5 28, i11 404, i5 29, i11 23, i5 30, i11 1988, i5 31, i11 0, i11 0, i5 %select_ln117_383" [firmware/BDT.h:118]   --->   Operation 180 'sparsemux' 'agg_result' <Predicate = true> <Delay = 0.65> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i11 %agg_result" [firmware/BDT.h:122]   --->   Operation 181 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.596ns
The critical path consists of the following:
	wire read operation ('x_40_val_read', firmware/BDT.h:86) on port 'x_40_val' (firmware/BDT.h:86) [34]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [52]  (0.797 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [84]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_351', firmware/BDT.h:102) [90]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_355', firmware/BDT.h:102) [102]  (0.122 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [144]  (0.122 ns)
	'select' operation 2 bit ('select_ln117_355', firmware/BDT.h:117) [146]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_356', firmware/BDT.h:117) [149]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_357', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_358', firmware/BDT.h:117) [153]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_359', firmware/BDT.h:117) [154]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_360', firmware/BDT.h:117) [157]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_361', firmware/BDT.h:117) [159]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_362', firmware/BDT.h:117) [161]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_363', firmware/BDT.h:117) [163]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_364', firmware/BDT.h:117) [165]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_365', firmware/BDT.h:117) [167]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_366', firmware/BDT.h:117) [169]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_367', firmware/BDT.h:117) [170]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_368', firmware/BDT.h:117) [173]  (0.351 ns)

 <State 2>: 3.210ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [83]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_350', firmware/BDT.h:102) [87]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_353', firmware/BDT.h:102) [96]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_359', firmware/BDT.h:102) [110]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_351', firmware/BDT.h:117) [174]  (0.122 ns)
	'select' operation 5 bit ('select_ln117_370', firmware/BDT.h:117) [177]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_371', firmware/BDT.h:117) [179]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_372', firmware/BDT.h:117) [181]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_373', firmware/BDT.h:117) [183]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_374', firmware/BDT.h:117) [185]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_375', firmware/BDT.h:117) [187]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_376', firmware/BDT.h:117) [189]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_377', firmware/BDT.h:117) [191]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_378', firmware/BDT.h:117) [193]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_379', firmware/BDT.h:117) [195]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_380', firmware/BDT.h:117) [197]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_381', firmware/BDT.h:117) [199]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_382', firmware/BDT.h:117) [201]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_383', firmware/BDT.h:117) [202]  (0.000 ns)
	'sparsemux' operation 11 bit ('agg_result', firmware/BDT.h:118) [203]  (0.654 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
