# ğŸ”§ Verilog Hardware Design - Homework 2

## ğŸ“Œ Overview
This repository contains my **Verilog implementation** for **Homework 2** in **Advanced Digital Design (ENCS3310)**. The assignment involves designing and simulating digital circuits based on **state diagrams and structural implementations** using **Verilog HDL**.

## ğŸ›  Features
- âœ… **Behavioral Verilog Description for a State Diagram (Figure 1)**
- âœ… **Structural Verilog Implementation of Circuit (Figure 2)**
  - Designed using **D Flip-Flops (D-FFs)**
- âœ… **Structural Verilog Implementation of Modified Circuit (Figure 3)**
- âœ… **Testbench for Functional Verification:**
  - Compares the outputs of behavioral and structural models
  - Prints **PASS** if outputs match, otherwise **FAIL**

## ğŸ“‚ Contents
- ğŸ“œ **hw2.v:** Verilog source code for the designed components.
- ğŸ“œ **Testbench:** Verification environment for functional testing.
- ğŸ“Š **Simulation Results:** Waveform screenshots and analysis.
- ğŸ“„ **Homework Document (HW2.pdf):** Problem statement and requirements.

## ğŸ“Œ Requirements
- Verilog Simulator 
- Basic knowledge of digital logic design and state machines

## ğŸ‘©â€ğŸ’» Author
**Saja Asfour**
- ğŸ“ Computer Engineering Student at Birzeit University
- ğŸ  GitHub: [SajaAsfour](https://github.com/SajaAsfour)

## ğŸ“œ License
This repository is for educational purposes. Feel free to use and reference the work, but please give proper credit. ğŸ˜Š

