{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1754052034232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1754052034232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  1 19:40:34 2025 " "Processing started: Fri Aug  1 19:40:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1754052034232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1754052034232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V_Core2 -c Core --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V_Core2 -c Core --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1754052034233 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1754052034573 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1754052034573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vscode_files/clone/risc-v_core_1.0/src/state_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vscode_files/clone/risc-v_core_1.0/src/state_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_WB-rtl " "Found design unit 1: State_WB-rtl" {  } { { "../SRC/State_WB.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/State_WB.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754052041404 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_WB " "Found entity 1: State_WB" {  } { { "../SRC/State_WB.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/State_WB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754052041404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1754052041404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vscode_files/clone/risc-v_core_1.0/src/state_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vscode_files/clone/risc-v_core_1.0/src/state_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Fetch-rtl " "Found design unit 1: State_Fetch-rtl" {  } { { "../SRC/State_Fetch.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/State_Fetch.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754052041405 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Fetch " "Found entity 1: State_Fetch" {  } { { "../SRC/State_Fetch.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/State_Fetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754052041405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1754052041405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vscode_files/clone/risc-v_core_1.0/src/state_execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vscode_files/clone/risc-v_core_1.0/src/state_execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Execute-rtl " "Found design unit 1: State_Execute-rtl" {  } { { "../SRC/State_Execute.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/State_Execute.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754052041406 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Execute " "Found entity 1: State_Execute" {  } { { "../SRC/State_Execute.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/State_Execute.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754052041406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1754052041406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vscode_files/clone/risc-v_core_1.0/src/state_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vscode_files/clone/risc-v_core_1.0/src/state_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Decode-rtl " "Found design unit 1: State_Decode-rtl" {  } { { "../SRC/State_Decode.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/State_Decode.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754052041408 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Decode " "Found entity 1: State_Decode" {  } { { "../SRC/State_Decode.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/State_Decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754052041408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1754052041408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vscode_files/clone/risc-v_core_1.0/src/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vscode_files/clone/risc-v_core_1.0/src/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-Behavioral " "Found design unit 1: RegFile-Behavioral" {  } { { "../SRC/RegFile.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/RegFile.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754052041410 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../SRC/RegFile.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/RegFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754052041410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1754052041410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vscode_files/clone/risc-v_core_1.0/src/program_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vscode_files/clone/risc-v_core_1.0/src/program_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Program_Memory-rtl " "Found design unit 1: Program_Memory-rtl" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754052041411 ""} { "Info" "ISGN_ENTITY_NAME" "1 Program_Memory " "Found entity 1: Program_Memory" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754052041411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1754052041411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vscode_files/clone/risc-v_core_1.0/src/program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vscode_files/clone/risc-v_core_1.0/src/program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Program_Counter-rtl " "Found design unit 1: Program_Counter-rtl" {  } { { "../SRC/Program_Counter.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754052041412 ""} { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "../SRC/Program_Counter.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754052041412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1754052041412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vscode_files/clone/risc-v_core_1.0/src/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vscode_files/clone/risc-v_core_1.0/src/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2to1-rtl " "Found design unit 1: Mux2to1-rtl" {  } { { "../SRC/Mux2to1.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Mux2to1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754052041413 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "../SRC/Mux2to1.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Mux2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754052041413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1754052041413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vscode_files/clone/risc-v_core_1.0/src/jump_branch_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vscode_files/clone/risc-v_core_1.0/src/jump_branch_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Jump_Branch_Unit-rtl " "Found design unit 1: Jump_Branch_Unit-rtl" {  } { { "../SRC/Jump_Branch_Unit.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Jump_Branch_Unit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754052041414 ""} { "Info" "ISGN_ENTITY_NAME" "1 Jump_Branch_Unit " "Found entity 1: Jump_Branch_Unit" {  } { { "../SRC/Jump_Branch_Unit.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Jump_Branch_Unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754052041414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1754052041414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vscode_files/clone/risc-v_core_1.0/src/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vscode_files/clone/risc-v_core_1.0/src/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-rtl " "Found design unit 1: Decoder-rtl" {  } { { "../SRC/Decoder.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Decoder.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754052041416 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "../SRC/Decoder.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Decoder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754052041416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1754052041416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vscode_files/clone/risc-v_core_1.0/src/data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vscode_files/clone/risc-v_core_1.0/src/data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Memory-rtl " "Found design unit 1: Data_Memory-rtl" {  } { { "../SRC/Data_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Data_Memory.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754052041417 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "../SRC/Data_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Data_Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754052041417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1754052041417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vscode_files/clone/risc-v_core_1.0/src/core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vscode_files/clone/risc-v_core_1.0/src/core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Core-rtl " "Found design unit 1: Core-rtl" {  } { { "../SRC/Core.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Core.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754052041419 ""} { "Info" "ISGN_ENTITY_NAME" "1 Core " "Found entity 1: Core" {  } { { "../SRC/Core.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Core.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754052041419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1754052041419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vscode_files/clone/risc-v_core_1.0/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vscode_files/clone/risc-v_core_1.0/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "../SRC/ALU.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754052041420 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../SRC/ALU.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754052041420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1754052041420 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Core " "Elaborating entity \"Core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1754052041450 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_FETCH_DECODE_DONE Core.vhd(183) " "Verilog HDL or VHDL warning at Core.vhd(183): object \"REG_FETCH_DECODE_DONE\" assigned a value but never read" {  } { { "../SRC/Core.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Core.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1754052041465 "|Core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_DECODE_EXECUTE_DONE Core.vhd(198) " "Verilog HDL or VHDL warning at Core.vhd(198): object \"REG_DECODE_EXECUTE_DONE\" assigned a value but never read" {  } { { "../SRC/Core.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Core.vhd" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1754052041465 "|Core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_EXECUTE_WB_INSTRUCTION_ADDR Core.vhd(207) " "Verilog HDL or VHDL warning at Core.vhd(207): object \"REG_EXECUTE_WB_INSTRUCTION_ADDR\" assigned a value but never read" {  } { { "../SRC/Core.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Core.vhd" 207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1754052041465 "|Core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_EXECUTE_WB_DONE Core.vhd(208) " "Verilog HDL or VHDL warning at Core.vhd(208): object \"REG_EXECUTE_WB_DONE\" assigned a value but never read" {  } { { "../SRC/Core.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Core.vhd" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1754052041465 "|Core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_Fetch State_Fetch:Fetch_inst " "Elaborating entity \"State_Fetch\" for hierarchy \"State_Fetch:Fetch_inst\"" {  } { { "../SRC/Core.vhd" "Fetch_inst" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Core.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1754052041466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter State_Fetch:Fetch_inst\|Program_Counter:PC_inst " "Elaborating entity \"Program_Counter\" for hierarchy \"State_Fetch:Fetch_inst\|Program_Counter:PC_inst\"" {  } { { "../SRC/State_Fetch.vhd" "PC_inst" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/State_Fetch.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1754052041473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Memory State_Fetch:Fetch_inst\|Program_Memory:Progmem_inst " "Elaborating entity \"Program_Memory\" for hierarchy \"State_Fetch:Fetch_inst\|Program_Memory:Progmem_inst\"" {  } { { "../SRC/State_Fetch.vhd" "Progmem_inst" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/State_Fetch.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1754052041474 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_addr Program_Memory.vhd(32) " "VHDL Process Statement warning at Program_Memory.vhd(32): signal \"load_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1754052041623 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_load Program_Memory.vhd(49) " "VHDL Process Statement warning at Program_Memory.vhd(49): signal \"en_load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1754052041623 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem Program_Memory.vhd(51) " "VHDL Process Statement warning at Program_Memory.vhd(51): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1754052041623 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem Program_Memory.vhd(52) " "VHDL Process Statement warning at Program_Memory.vhd(52): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1754052041623 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instruction Program_Memory.vhd(45) " "VHDL Process Statement warning at Program_Memory.vhd(45): inferring latch(es) for signal or variable \"instruction\", which holds its previous value in one or more paths through the process" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1754052041623 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[0\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[0\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041623 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[1\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[1\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041623 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[2\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[2\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041623 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[3\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[3\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[4\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[4\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[5\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[5\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[6\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[6\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[7\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[7\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[8\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[8\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[9\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[9\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[10\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[10\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[11\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[11\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[12\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[12\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[13\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[13\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[14\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[14\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[15\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[15\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[16\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[16\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[17\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[17\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[18\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[18\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[19\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[19\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[20\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[20\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[21\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[21\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[22\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[22\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[23\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[23\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[24\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[24\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[25\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[25\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[26\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[26\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[27\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[27\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[28\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[28\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[29\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[29\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[30\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[30\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[31\] Program_Memory.vhd(45) " "Inferred latch for \"instruction\[31\]\" at Program_Memory.vhd(45)" {  } { { "../SRC/Program_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Program_Memory.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754052041624 "|Core|State_Fetch:Fetch_inst|Program_Memory:Progmem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_Decode State_Decode:Decode_inst " "Elaborating entity \"State_Decode\" for hierarchy \"State_Decode:Decode_inst\"" {  } { { "../SRC/Core.vhd" "Decode_inst" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Core.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1754052041627 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_ctrl State_Decode.vhd(69) " "Verilog HDL or VHDL warning at State_Decode.vhd(69): object \"clk_ctrl\" assigned a value but never read" {  } { { "../SRC/State_Decode.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/State_Decode.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1754052041628 "|Core|State_Decode:Decode_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile State_Decode:Decode_inst\|RegFile:RegFile_inst " "Elaborating entity \"RegFile\" for hierarchy \"State_Decode:Decode_inst\|RegFile:RegFile_inst\"" {  } { { "../SRC/State_Decode.vhd" "RegFile_inst" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/State_Decode.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1754052041628 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load RegFile.vhd(53) " "VHDL Process Statement warning at RegFile.vhd(53): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/RegFile.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/RegFile.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1754052041666 "|Core|State_Decode:Decode_inst|RegFile:RegFile_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder State_Decode:Decode_inst\|Decoder:Decoder_inst " "Elaborating entity \"Decoder\" for hierarchy \"State_Decode:Decode_inst\|Decoder:Decoder_inst\"" {  } { { "../SRC/State_Decode.vhd" "Decoder_inst" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/State_Decode.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1754052041667 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_op Decoder.vhd(40) " "Verilog HDL or VHDL warning at Decoder.vhd(40): object \"decode_op\" assigned a value but never read" {  } { { "../SRC/Decoder.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Decoder.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1754052041686 "|Core|State_Decode:Decode_inst|Decoder:Decoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_Execute State_Execute:Execute_inst " "Elaborating entity \"State_Execute\" for hierarchy \"State_Execute:Execute_inst\"" {  } { { "../SRC/Core.vhd" "Execute_inst" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Core.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1754052041687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 State_Execute:Execute_inst\|Mux2to1:Mux_2_1_Alu_inst " "Elaborating entity \"Mux2to1\" for hierarchy \"State_Execute:Execute_inst\|Mux2to1:Mux_2_1_Alu_inst\"" {  } { { "../SRC/State_Execute.vhd" "Mux_2_1_Alu_inst" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/State_Execute.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1754052041688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU State_Execute:Execute_inst\|ALU:ALU_inst " "Elaborating entity \"ALU\" for hierarchy \"State_Execute:Execute_inst\|ALU:ALU_inst\"" {  } { { "../SRC/State_Execute.vhd" "ALU_inst" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/State_Execute.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1754052041690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Jump_Branch_Unit State_Execute:Execute_inst\|Jump_Branch_Unit:Jump_Branch_Unit_inst " "Elaborating entity \"Jump_Branch_Unit\" for hierarchy \"State_Execute:Execute_inst\|Jump_Branch_Unit:Jump_Branch_Unit_inst\"" {  } { { "../SRC/State_Execute.vhd" "Jump_Branch_Unit_inst" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/State_Execute.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1754052041691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_WB State_WB:WB_inst " "Elaborating entity \"State_WB\" for hierarchy \"State_WB:WB_inst\"" {  } { { "../SRC/Core.vhd" "WB_inst" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Core.vhd" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1754052041715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory State_WB:WB_inst\|Data_Memory:Data_Mem_int " "Elaborating entity \"Data_Memory\" for hierarchy \"State_WB:WB_inst\|Data_Memory:Data_Mem_int\"" {  } { { "../SRC/State_WB.vhd" "Data_Mem_int" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/State_WB.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1754052041716 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address Data_Memory.vhd(34) " "VHDL Process Statement warning at Data_Memory.vhd(34): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/Data_Memory.vhd" "" { Text "D:/VsCode_Files/Clone/RISC-V_Core_1.0/SRC/Data_Memory.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1754052042104 "|Core|State_WB:WB_inst|Data_Memory:Data_Mem_int"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5044 " "Peak virtual memory: 5044 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1754052045299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  1 19:40:45 2025 " "Processing ended: Fri Aug  1 19:40:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1754052045299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1754052045299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1754052045299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1754052045299 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1754052046518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1754052046518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  1 19:40:46 2025 " "Processing started: Fri Aug  1 19:40:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1754052046518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1754052046518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp RISC-V_Core2 -c Core --netlist_type=sgate " "Command: quartus_npp RISC-V_Core2 -c Core --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1754052046518 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1754052046736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5030 " "Peak virtual memory: 5030 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1754052055736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  1 19:40:55 2025 " "Processing ended: Fri Aug  1 19:40:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1754052055736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1754052055736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1754052055736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1754052055736 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1754052056679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1754052056679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  1 19:40:56 2025 " "Processing started: Fri Aug  1 19:40:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1754052056679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1754052056679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp RISC-V_Core2 -c Core --netlist_type=sm_process " "Command: quartus_npp RISC-V_Core2 -c Core --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1754052056679 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1754052056898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1754052057711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  1 19:40:57 2025 " "Processing ended: Fri Aug  1 19:40:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1754052057711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1754052057711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1754052057711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1754052057711 ""}
