INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ip/CKKS_axi_bram_ctrl_0_bram_0/sim/CKKS_axi_bram_ctrl_0_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CKKS_axi_bram_ctrl_0_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ip/CKKS_xbar_0/sim/CKKS_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CKKS_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ip/CKKS_xbar_1/sim/CKKS_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CKKS_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ip/CKKS_clk_wiz_0_0/CKKS_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CKKS_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ip/CKKS_clk_wiz_0_0/CKKS_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CKKS_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ip/CKKS_neorv32_vivado_ip_0_0/src/INS_RAM/sim/INS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ip/CKKS_neorv32_vivado_ip_0_0/src/FFTAllTwiddleROM/sim/FFTAllTwiddleROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFTAllTwiddleROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ip/CKKS_neorv32_vivado_ip_0_0/src/FFTTw_RNS_ROM/sim/FFTTw_RNS_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFTTw_RNS_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ip/CKKS_neorv32_vivado_ip_0_0/src/TernaryPolyBRAM/sim/TernaryPolyBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TernaryPolyBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ip/CKKS_neorv32_vivado_ip_0_0/src/CBDPolyBRAM/sim/CBDPolyBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CBDPolyBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ip/CKKS_neorv32_vivado_ip_0_0/src/NTTPolyBank/sim/NTTPolyBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTTPolyBank
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ip/CKKS_neorv32_vivado_ip_0_0/src/SharedFFTBramBank/sim/SharedFFTBramBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SharedFFTBramBank
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/ComputeCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCore
INFO: [VRFC 10-2458] undeclared symbol ntt_v_dma_wea_bank1, assumed default net type wire [/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/ComputeCore.v:192]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/ComputeCoreWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeCoreWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/ISA_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISA_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/Trivium64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trivium64_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/BitReverse.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitReverse
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/CarrySaveAdder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarrySaveAdder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/ComplexMultiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComplexMultiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/DelayRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/DelayRegisterReset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayRegisterReset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/Expand.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Expand
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/FFTButterfly.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFTButterfly
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/FFTButterflyAddStage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFTButterflyAddStage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/FFTTwFctStorage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFTTwFctStorage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/FLPAdder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLPAdder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/FLPAdderDenormalization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLPAdderDenormalization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/FLPAdderSigAddNormalize.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLPAdderSigAddNormalize
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/FLPMultiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FLPMultiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/HammingWeight.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HammingWeight
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/INTTScale.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INTTScale
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/IntMultPool.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IntMultPool
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/IntMultiplier_24x34.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IntMultiplier_24x34
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/IntMultiplier_54x54.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IntMultiplier_54x54
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/IntToFlP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IntToFlPDouble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/IntToFlPWrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IntToFlPWrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/LeadingZeroCount.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeadingZeroCount
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/ModAdd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ModAdd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/ModMul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ModMul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/ModSub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ModSub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/MontRed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MontRed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/MontRed_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MontRed_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/NTTButterfly.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTTButterfly
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/PWM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/Project.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/RNS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RNS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/RNSErrorPolys.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RNSErrorPolys
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/RandomSampling.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RandomSampling
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/SharedFFTBrams.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SharedFFTBrams
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/TriviumAdapter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriviumAdapter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/UnifiedLoadLogic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UnifiedLoadLogic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/UnifiedStoreLogic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UnifiedStoreLogic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/UnifiedTransformation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UnifiedTransformation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ipshared/ca68/src/UnifiedTwFctGen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UnifiedTwFctGen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ip/CKKS_xlconcat_0_0/sim/CKKS_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CKKS_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ip/CKKS_auto_pc_0/sim/CKKS_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CKKS_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ip/CKKS_auto_us_0/sim/CKKS_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CKKS_auto_us_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.ip_user_files/bd/CKKS/ip/CKKS_auto_ds_0/sim/CKKS_auto_ds_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CKKS_auto_ds_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam/Documents/git_version/defense_design/CFS_design/CFS_design.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
