

================================================================
== Vitis HLS Report for 'trace_cntrl_32_Pipeline_VITIS_LOOP_28_1'
================================================================
* Date:           Sat Apr 29 15:19:59 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        trace_cntrl_32
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.429 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_1  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    211|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    114|    -|
|Register         |        -|    -|     145|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     145|    325|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_204_p2                     |         +|   0|  0|  39|          32|           2|
    |i_5_fu_234_p2                     |         +|   0|  0|  39|          32|           1|
    |samples_1_fu_223_p2               |         +|   0|  0|  39|          32|           1|
    |and_ln31_fu_186_p2                |       and|   0|  0|  32|          32|          32|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op37_write_state2    |       and|   0|  0|   2|           1|           1|
    |capture_32_TLAST                  |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln28_fu_156_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln31_fu_192_p2               |      icmp|   0|  0|  18|          32|          32|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |match_1_fu_198_p2                 |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 211|         228|         136|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  14|          3|    1|          3|
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_phi_mux_match_phi_fu_136_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1            |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_4            |   9|          2|   32|         64|
    |capture_32_TDATA_blk_n          |   9|          2|    1|          2|
    |grp_load_fu_143_p1              |  14|          3|   32|         96|
    |i_fu_68                         |  14|          3|   32|         96|
    |match_reg_133                   |   9|          2|    1|          2|
    |samples_fu_64                   |   9|          2|   32|         64|
    |trace_32_TDATA_blk_n            |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 114|         25|  166|        397|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   2|   0|    2|          0|
    |ap_done_reg         |   1|   0|    1|          0|
    |i_2_reg_304         |  32|   0|   32|          0|
    |i_fu_68             |  32|   0|   32|          0|
    |icmp_ln28_reg_265   |   1|   0|    1|          0|
    |match_1_reg_299     |   1|   0|    1|          0|
    |match_reg_133       |   1|   0|    1|          0|
    |samples_fu_64       |  32|   0|   32|          0|
    |tmp_data_V_reg_269  |  32|   0|   32|          0|
    |tmp_dest_V_reg_294  |   1|   0|    1|          0|
    |tmp_id_V_reg_289    |   1|   0|    1|          0|
    |tmp_keep_V_reg_274  |   4|   0|    4|          0|
    |tmp_strb_V_reg_279  |   4|   0|    4|          0|
    |tmp_user_V_reg_284  |   1|   0|    1|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 145|   0|  145|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  trace_cntrl_32_Pipeline_VITIS_LOOP_28_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  trace_cntrl_32_Pipeline_VITIS_LOOP_28_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  trace_cntrl_32_Pipeline_VITIS_LOOP_28_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  trace_cntrl_32_Pipeline_VITIS_LOOP_28_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  trace_cntrl_32_Pipeline_VITIS_LOOP_28_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  trace_cntrl_32_Pipeline_VITIS_LOOP_28_1|  return value|
|trace_32_TVALID    |   in|    1|        axis|                        trace_32_V_data_V|       pointer|
|trace_32_TDATA     |   in|   32|        axis|                        trace_32_V_data_V|       pointer|
|capture_32_TREADY  |   in|    1|        axis|                      capture_32_V_data_V|       pointer|
|capture_32_TDATA   |  out|   32|        axis|                      capture_32_V_data_V|       pointer|
|length_r           |   in|   32|     ap_none|                                 length_r|        scalar|
|sub                |   in|   32|     ap_none|                                      sub|        scalar|
|capture_32_TVALID  |  out|    1|        axis|                      capture_32_V_dest_V|       pointer|
|capture_32_TDEST   |  out|    1|        axis|                      capture_32_V_dest_V|       pointer|
|capture_32_TKEEP   |  out|    4|        axis|                      capture_32_V_keep_V|       pointer|
|capture_32_TSTRB   |  out|    4|        axis|                      capture_32_V_strb_V|       pointer|
|capture_32_TUSER   |  out|    1|        axis|                      capture_32_V_user_V|       pointer|
|capture_32_TLAST   |  out|    1|        axis|                      capture_32_V_last_V|       pointer|
|capture_32_TID     |  out|    1|        axis|                        capture_32_V_id_V|       pointer|
|trace_32_TREADY    |  out|    1|        axis|                        trace_32_V_dest_V|       pointer|
|trace_32_TDEST     |   in|    1|        axis|                        trace_32_V_dest_V|       pointer|
|trace_32_TKEEP     |   in|    4|        axis|                        trace_32_V_keep_V|       pointer|
|trace_32_TSTRB     |   in|    4|        axis|                        trace_32_V_strb_V|       pointer|
|trace_32_TUSER     |   in|    1|        axis|                        trace_32_V_user_V|       pointer|
|trace_32_TLAST     |   in|    1|        axis|                        trace_32_V_last_V|       pointer|
|trace_32_TID       |   in|    1|        axis|                          trace_32_V_id_V|       pointer|
|trigger            |   in|   32|     ap_none|                                  trigger|        scalar|
+-------------------+-----+-----+------------+-----------------------------------------+--------------+

