sirfsoc_timer_set_mode	,	F_8
delta	,	V_16
writel_relaxed	,	F_5
cycles	,	V_11
CLOCK_TICK_RATE	,	V_38
of_find_matching_node	,	F_25
SIRFSOC_TIMER_REG_CNT	,	V_31
sirfsoc_of_clk_init	,	F_16
sirfsoc_timer_read	,	F_6
timer_ids	,	V_47
mode	,	V_22
sirfsoc_timer_irq	,	V_43
CLOCK_EVT_MODE_ONESHOT	,	V_26
CLOCK_EVT_MODE_RESUME	,	V_29
u32	,	T_4
intspec	,	V_46
setup_sched_clock	,	F_23
clocksource_register_hz	,	F_22
event_handler	,	V_7
val	,	V_23
sirfsoc_clockevent_init	,	F_12
clk	,	V_40
CLOCK_EVT_MODE_PERIODIC	,	V_25
CLOCK_EVT_MODE_UNUSED	,	V_28
"unable to map timer cpu registers\n"	,	L_2
sirfsoc_timer_reg_list	,	V_33
sirfsoc_read_sched_clock	,	F_11
IRQ_HANDLED	,	V_8
panic	,	F_27
clk_get_rate	,	F_20
SIRFSOC_TIMER_LATCH	,	V_13
readl_relaxed	,	F_3
cpumask_of	,	F_13
next	,	V_18
np	,	V_45
setup_irq	,	F_24
BUG_ON	,	F_18
sirfsoc_timer_interrupt	,	F_1
sirfsoc_clocksource	,	V_42
of_get_property	,	F_28
notrace	,	T_5
"io"	,	L_1
SIRFSOC_TIMER_STATUS	,	V_6
sirfsoc_clocksource_suspend	,	F_9
device_node	,	V_44
SIRFSOC_TIMER_LATCH_BIT	,	V_12
clocksource	,	V_9
SIRFSOC_TIMER_LATCHED_HI	,	V_14
sirfsoc_timer_set_next_event	,	F_7
"interrupts"	,	L_3
SIRFSOC_TIMER_LATCHED_LO	,	V_15
SIRFSOC_TIMER_INT_EN	,	V_24
SIRFSOC_TIMER_COUNTER_LO	,	V_34
rate	,	V_39
now	,	V_17
SIRFSOC_TIMER_COUNTER_HI	,	V_35
sirfsoc_timer_reg_val	,	V_32
sirfsoc_timer_base	,	V_5
sirfsoc_of_timer_map	,	F_21
cpumask	,	V_37
be32_to_cpup	,	F_29
ETIME	,	V_20
ce	,	V_4
clk_get_sys	,	F_17
irqreturn_t	,	T_1
sirfsoc_clocksource_resume	,	F_10
sirfsoc_clockevent	,	V_36
irq	,	V_1
clock_event_device	,	V_3
WARN_ON	,	F_2
i	,	V_30
BIT	,	F_4
SIRFSOC_TIMER_DIV	,	V_41
clock_event_mode	,	V_21
dev_id	,	V_2
cs	,	V_10
cycle_t	,	T_2
u64	,	T_3
clockevents_config_and_register	,	F_14
__init	,	T_6
of_iomap	,	F_26
sirfsoc_prima2_timer_init	,	F_15
SIRFSOC_TIMER_MATCH_0	,	V_19
of_node_put	,	F_30
CLOCK_EVT_MODE_SHUTDOWN	,	V_27
IS_ERR	,	F_19
