// Seed: 3825586249
module module_0;
  id_1 :
  assert property (@(posedge id_1 - -1 or posedge (1)) id_1)
    `define pp_2 0
  assign module_1.id_0 = 0;
  wire id_3;
  assign id_1 = 1'b0;
  wire id_4, id_5;
  wire id_6;
  assign (supply1, strong0) id_5 = 1;
  assign id_1 = (1);
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input tri id_2,
    input tri1 id_3,
    input tri id_4,
    id_24,
    input tri id_5,
    output wire id_6,
    input wor id_7,
    input uwire id_8,
    input wor id_9,
    input tri id_10,
    output tri id_11,
    input supply0 id_12,
    id_25,
    output uwire id_13,
    input supply1 id_14,
    input wand id_15,
    input supply0 id_16,
    output tri1 id_17,
    output uwire id_18,
    id_26,
    output tri0 id_19,
    input tri1 id_20,
    output tri0 id_21,
    output tri0 id_22
);
  assign id_22 = -1'b0;
  module_0 modCall_1 ();
  assign id_22 = -1;
endmodule : SymbolIdentifier
