


                               RTL Architect (TM)

               Version V-2023.12-SP5-3 for linux64 - Dec 17, 2024
                           Base build date 11/18/2024

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
set_current_mismatch_config auto_fix
1
set_attribute [get_mismatch_types missing_logical_reference] current_repair(auto_fix) create_blackbox
Warning: Changing current repair(handler) for a mismatch type in between a flow is not recommended. (DMM-011)
{missing_logical_reference}
set_host_options -max_cores 8
1
set_app_options -list { plan.macro.allow_unmapped_design true}
plan.macro.allow_unmapped_design true
set search_path "* /tech/45nm/libs/NangateOpenCellLibrary.ndm ../../cpu"
* /tech/45nm/libs/NangateOpenCellLibrary.ndm ../../cpu
create_lib LIB -ref_libs "NangateOpenCellLibrary" -technology /tech/45nm/cltrls/saed32nm_1p9m_mw.tf
Information: The command 'create_lib' cleared the undo history. (UNDO-016)
Information: Loading technology file '/tech/45nm/cltrls/saed32nm_1p9m_mw.tf' (FILE-007)
Information: The fusion_lib NangateOpenCellLibrary needs a refresh. 8 file(s) have modified timestamps. (FLIB-11)
{LIB}
analyze -f sv -vcs "-f src.f "
Information: By default, the HDL template library is 'WORK' (LBR-??).
Running PRESTO HDLC
Parsing vcs commands file -f src.f 
Error: File '"../../cpu/fpu/Priority' cannot be found using search_path of: '../../cpu/fpu ../../cpu/noc ../../cpu/neuron_bank ../../cpu/cpu ../../cpu/zicsr ../../cpu * /tech/45nm/libs/NangateOpenCellLibrary.ndm ../../cpu'. (FILE-002)
Error: File 'Encoder.v"' cannot be found using search_path of: '../../cpu/fpu ../../cpu/noc ../../cpu/neuron_bank ../../cpu/cpu ../../cpu/zicsr ../../cpu * /tech/45nm/libs/NangateOpenCellLibrary.ndm ../../cpu'. (FILE-002)
Compiling source file ../../cpu/support_modules/mux_2to1_32bit.v
Compiling source file ../../cpu/support_modules/mux_2to1_3bit.v
Compiling source file ../../cpu/support_modules/mux_4to1_32bit.v
Compiling source file ../../cpu/support_modules/plus_4_adder.v
Warning:  ../../cpu/support_modules/plus_4_adder.v:8: delays for continuous assignment are ignored. (VER-173)
Compiling source file ../../cpu/fpu/Addition-Subtraction.v
Opening include file ../../cpu/fpu/Priority Encoder.v
Warning:  ../../cpu/fpu/Addition-Subtraction.v:45: the undeclared symbol 'exp_a' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../../cpu/fpu/Addition-Subtraction.v:46: the undeclared symbol 'exp_b' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../../cpu/fpu/Addition-Subtraction.v:69: the undeclared symbol 'perform' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ../../cpu/fpu/Multiplication.v
Compiling source file ../../cpu/fpu/Division.v
Opening include file ../../cpu/fpu/Iteration.v
Compiling source file ../../cpu/fpu/Comparison.v
Compiling source file ../../cpu/fpu/Converter.v
Compiling source file ../../cpu/fpu/Iteration.v
Compiling source file ../../cpu/fpu/fpu.v
Opening include file ../../cpu/fpu/Addition-Subtraction.v
Opening include file ../../cpu/fpu/Multiplication.v
Opening include file ../../cpu/fpu/Division.v
Opening include file ../../cpu/fpu/Comparison.v
Opening include file ../../cpu/fpu/Converter.v
Compiling source file ../../cpu/alu/alu.v
Warning:  ../../cpu/alu/alu.v:47: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:48: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:49: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:50: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:51: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:54: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:55: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:58: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:61: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:62: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:65: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:68: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:90: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:94: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:95: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:98: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:99: delays for continuous assignment are ignored. (VER-173)
Compiling source file ../../cpu/reg_file/reg_file.v
Warning:  ../../cpu/alu/alu.v:74: delay controls are ignored for synthesis. (VER-176)
Warning:  ../../cpu/reg_file/reg_file.v:14: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/reg_file/reg_file.v:15: delays for continuous assignment are ignored. (VER-173)
Compiling source file ../../cpu/f_reg_file/f_reg_file.v
Warning:  ../../cpu/reg_file/reg_file.v:25: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/reg_file/reg_file.v:32: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/f_reg_file/f_reg_file.v:14: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/f_reg_file/f_reg_file.v:15: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/f_reg_file/f_reg_file.v:16: delays for continuous assignment are ignored. (VER-173)
Compiling source file ../../cpu/f_alu/f_alu.v
Warning:  ../../cpu/f_reg_file/f_reg_file.v:26: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/f_reg_file/f_reg_file.v:33: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Compiling source file ../../cpu/immediate_generation_unit/immediate_generation_unit.v
Compiling source file ../../cpu/immediate_select_unit/immediate_select_unit.v
Compiling source file ../../cpu/control_unit/control_unit.v
Opening include file ../../cpu/support_modules/mux_2to1_3bit.v
Warning:  ../../cpu/support_modules/mux_2to1_3bit.v:3: Overwriting existing design element 'mux_2to1_3bit' with newer version. (VER-64)
Warning:  ../../cpu/control_unit/control_unit.v:57: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:73: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:78: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:105: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:120: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:137: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:148: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:157: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:158: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:162: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:171: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:172: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:179: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:184: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:201: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:208: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:224: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:238: delays for continuous assignment are ignored. (VER-173)
Compiling source file ../../cpu/branch_control_unit/branch_control_unit.v
Compiling source file ../../cpu/hazard_detection_unit/hazard_detection_unit.v
Warning:  ../../cpu/branch_control_unit/branch_control_unit.v:22: delay controls are ignored for synthesis. (VER-176)
Compiling source file ../../cpu/forwarding_units/ex_forward_unit.v
Compiling source file ../../cpu/forwarding_units/mem_forward_unit.v
Compiling source file ../../cpu/pipeline_flush_unit/pipeline_flush_unit.v
Compiling source file ../../cpu/pipeline_registers/pr_if_id.v
Compiling source file ../../cpu/pipeline_registers/pr_id_ex.v
Warning:  ../../cpu/pipeline_registers/pr_if_id.v:17: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_if_id.v:18: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_if_id.v:22: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_if_id.v:23: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Compiling source file ../../cpu/pipeline_registers/pr_ex_mem.v
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:55: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:56: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:57: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:60: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:61: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:62: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:65: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:66: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:67: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:68: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:71: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:75: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:76: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:77: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:78: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:79: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:80: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:81: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:82: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:83: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:84: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:85: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:86: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:87: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:88: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:89: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:90: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:91: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:92: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:93: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:94: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:95: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:96: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:97: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Compiling source file ../../cpu/pipeline_registers/pr_mem_wb.v
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:41: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:42: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:43: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:44: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:45: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:46: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:47: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:48: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:60: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:61: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:62: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:65: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:66: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:67: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:68: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:71: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Compiling source file ../../cpu/zicsr/zicsr.v
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:35: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:36: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:37: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:38: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:39: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:40: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:41: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:42: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:43: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:47: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:48: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:55: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Opening include file ../../cpu/zicsr/rv32i_header.vh
Warning:  ../../cpu/zicsr/zicsr.v:99: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file ../../cpu/instruction_memory/instruction_memory.v
Compiling source file ../../cpu/neuron_bank/neuron_bank.v
Opening include file ../../cpu/neuron_bank/neuron_core.v
Opening include file ../../cpu/fpu/Addition-Subtraction.v
Opening include file ../../cpu/fpu/Multiplication.v
Opening include file ../../cpu/neuron_bank/rng.v
Compiling source file ../../cpu/neuron_bank/neuron_core.v
Opening include file ../../cpu/fpu/Addition-Subtraction.v
Opening include file ../../cpu/fpu/Multiplication.v
Warning:  ../../cpu/neuron_bank/neuron_core.v:8: Overwriting existing design element 'neuron_core' with newer version. (VER-64)
Compiling source file ../../cpu/neuron_bank/rng.v
Warning:  ../../cpu/neuron_bank/rng.v:5: Overwriting existing design element 'rng' with newer version. (VER-64)
Compiling source file ../../cpu/noc/router.v
Opening include file ../../cpu/noc/input_module.v
Opening include file ../../cpu/noc/input_router.v
Opening include file ../../cpu/noc/virtual_channel.v
Opening include file ../../cpu/noc/rr_arbiter.v
Opening include file ../../cpu/noc/output_module.v
Compiling source file ../../cpu/noc/rr_arbiter.v
Warning:  ../../cpu/noc/rr_arbiter.v:5: Overwriting existing design element 'rr_arbiter' with newer version. (VER-64)
Compiling source file ../../cpu/noc/network_interface.v
Opening include file ../../cpu/noc/async_fifo.v
Compiling source file ../../cpu/noc/async_fifo.v
Warning:  ../../cpu/noc/async_fifo.v:5: Overwriting existing design element 'async_fifo' with newer version. (VER-64)
Compiling source file ../../cpu/cpu/cpu.v
Opening include file ../../cpu/alu/alu.v
Warning:  ../../cpu/alu/alu.v:3: Overwriting existing design element 'alu' with newer version. (VER-64)
Warning:  ../../cpu/alu/alu.v:47: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:48: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:49: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:50: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:51: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:54: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:55: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:58: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:61: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:62: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:65: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:68: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:90: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:94: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:95: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:98: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:99: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../cpu/fpu/fpu.v
Opening include file ../../cpu/reg_file/reg_file.v
Warning:  ../../cpu/alu/alu.v:74: delay controls are ignored for synthesis. (VER-176)
Warning:  ../../cpu/reg_file/reg_file.v:3: Overwriting existing design element 'reg_file' with newer version. (VER-64)
Warning:  ../../cpu/reg_file/reg_file.v:14: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/reg_file/reg_file.v:15: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../cpu/f_reg_file/f_reg_file.v
Warning:  ../../cpu/reg_file/reg_file.v:25: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/reg_file/reg_file.v:32: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/f_reg_file/f_reg_file.v:3: Overwriting existing design element 'f_reg_file' with newer version. (VER-64)
Warning:  ../../cpu/f_reg_file/f_reg_file.v:14: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/f_reg_file/f_reg_file.v:15: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/f_reg_file/f_reg_file.v:16: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../cpu/immediate_generation_unit/immediate_generation_unit.v
Warning:  ../../cpu/f_reg_file/f_reg_file.v:26: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/f_reg_file/f_reg_file.v:33: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/immediate_generation_unit/immediate_generation_unit.v:3: Overwriting existing design element 'immediate_generation_unit' with newer version. (VER-64)
Opening include file ../../cpu/control_unit/control_unit.v
Opening include file ../../cpu/support_modules/mux_2to1_3bit.v
Warning:  ../../cpu/support_modules/mux_2to1_3bit.v:3: Overwriting existing design element 'mux_2to1_3bit' with newer version. (VER-64)
Warning:  ../../cpu/control_unit/control_unit.v:4: Overwriting existing design element 'control_unit' with newer version. (VER-64)
Warning:  ../../cpu/control_unit/control_unit.v:57: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:73: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:78: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:105: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:120: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:137: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:148: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:157: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:158: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:162: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:171: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:172: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:179: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:184: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:201: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:208: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:224: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit.v:238: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../cpu/branch_control_unit/branch_control_unit.v
Warning:  ../../cpu/branch_control_unit/branch_control_unit.v:3: Overwriting existing design element 'branch_control_unit' with newer version. (VER-64)
Opening include file ../../cpu/forwarding_units/ex_forward_unit.v
Warning:  ../../cpu/branch_control_unit/branch_control_unit.v:22: delay controls are ignored for synthesis. (VER-176)
Warning:  ../../cpu/forwarding_units/ex_forward_unit.v:6: Overwriting existing design element 'ex_forward_unit' with newer version. (VER-64)
Opening include file ../../cpu/forwarding_units/mem_forward_unit.v
Warning:  ../../cpu/forwarding_units/mem_forward_unit.v:6: Overwriting existing design element 'mem_forward_unit' with newer version. (VER-64)
Opening include file ../../cpu/hazard_detection_unit/hazard_detection_unit.v
Warning:  ../../cpu/hazard_detection_unit/hazard_detection_unit.v:8: Overwriting existing design element 'hazard_detection_unit' with newer version. (VER-64)
Opening include file ../../cpu/pipeline_flush_unit/pipeline_flush_unit.v
Warning:  ../../cpu/pipeline_flush_unit/pipeline_flush_unit.v:3: Overwriting existing design element 'pipeline_flush_unit' with newer version. (VER-64)
Opening include file ../../cpu/pipeline_registers/pr_if_id.v
Warning:  ../../cpu/pipeline_registers/pr_if_id.v:3: Overwriting existing design element 'pr_if_id' with newer version. (VER-64)
Opening include file ../../cpu/pipeline_registers/pr_id_ex.v
Warning:  ../../cpu/pipeline_registers/pr_if_id.v:17: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_if_id.v:18: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_if_id.v:22: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_if_id.v:23: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:3: Overwriting existing design element 'pr_id_ex' with newer version. (VER-64)
Opening include file ../../cpu/pipeline_registers/pr_ex_mem.v
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:55: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:56: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:57: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:60: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:61: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:62: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:65: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:66: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:67: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:68: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:71: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:75: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:76: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:77: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:78: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:79: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:80: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:81: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:82: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:83: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:84: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:85: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:86: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:87: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:88: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:89: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:90: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:91: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:92: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:93: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:94: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:95: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:96: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:97: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:3: Overwriting existing design element 'pr_ex_mem' with newer version. (VER-64)
Opening include file ../../cpu/pipeline_registers/pr_mem_wb.v
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:41: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:42: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:43: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:44: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:45: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:46: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:47: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:48: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:60: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:61: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:62: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:65: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:66: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:67: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:68: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:71: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:3: Overwriting existing design element 'pr_mem_wb' with newer version. (VER-64)
Opening include file ../../cpu/support_modules/plus_4_adder.v
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:35: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:36: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:37: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:38: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:39: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:40: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:41: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:42: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:43: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:47: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:48: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:55: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/support_modules/plus_4_adder.v:3: Overwriting existing design element 'plus_4_adder' with newer version. (VER-64)
Warning:  ../../cpu/support_modules/plus_4_adder.v:8: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../cpu/support_modules/mux_4to1_32bit.v
Warning:  ../../cpu/support_modules/mux_4to1_32bit.v:3: Overwriting existing design element 'mux_4to1_32bit' with newer version. (VER-64)
Opening include file ../../cpu/support_modules/mux_2to1_32bit.v
Warning:  ../../cpu/support_modules/mux_2to1_32bit.v:3: Overwriting existing design element 'mux_2to1_32bit' with newer version. (VER-64)
Warning:  ../../cpu/cpu/cpu.v:178: the undeclared symbol 'EX_FPU_DATA1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../../cpu/cpu/cpu.v:179: the undeclared symbol 'EX_FPU_DATA2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../../cpu/cpu/cpu.v:180: the undeclared symbol 'EX_FPU_DATA3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../../cpu/cpu/cpu.v:183: the undeclared symbol 'EX_FPU_OUT' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../../cpu/cpu/cpu.v:216: the undeclared symbol 'MEM_WRITE_DATA_SEL' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ../../cpu/system_top_with_cpu.v
Opening include file ../../cpu/support_modules/mux_2to1_32bit.v
Warning:  ../../cpu/support_modules/mux_2to1_32bit.v:3: Overwriting existing design element 'mux_2to1_32bit' with newer version. (VER-64)
Opening include file ../../cpu/support_modules/mux_2to1_3bit.v
Warning:  ../../cpu/support_modules/mux_2to1_3bit.v:3: Overwriting existing design element 'mux_2to1_3bit' with newer version. (VER-64)
Opening include file ../../cpu/support_modules/mux_4to1_32bit.v
Warning:  ../../cpu/support_modules/mux_4to1_32bit.v:3: Overwriting existing design element 'mux_4to1_32bit' with newer version. (VER-64)
Opening include file ../../cpu/support_modules/plus_4_adder.v
Warning:  ../../cpu/support_modules/plus_4_adder.v:3: Overwriting existing design element 'plus_4_adder' with newer version. (VER-64)
Warning:  ../../cpu/support_modules/plus_4_adder.v:8: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../cpu/fpu/Priority Encoder.v
Opening include file ../../cpu/fpu/Addition-Subtraction_no_includes.v
Opening include file ../../cpu/fpu/Multiplication_no_includes.v
Opening include file ../../cpu/fpu/Division_no_includes.v
Opening include file ../../cpu/fpu/Iteration.v
Opening include file ../../cpu/fpu/Comparison.v
Opening include file ../../cpu/fpu/Converter.v
Opening include file ../../cpu/fpu/fpu_no_includes.v
Opening include file ../../cpu/f_alu/f_alu.v
Warning:  ../../cpu/f_alu/f_alu.v:3: Overwriting existing design element 'f_alu' with newer version. (VER-64)
Opening include file ../../cpu/alu/alu.v
Warning:  ../../cpu/alu/alu.v:3: Overwriting existing design element 'alu' with newer version. (VER-64)
Warning:  ../../cpu/alu/alu.v:47: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:48: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:49: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:50: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:51: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:54: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:55: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:58: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:61: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:62: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:65: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:68: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:90: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:94: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:95: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:98: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/alu/alu.v:99: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../cpu/reg_file/reg_file.v
Warning:  ../../cpu/alu/alu.v:74: delay controls are ignored for synthesis. (VER-176)
Warning:  ../../cpu/reg_file/reg_file.v:3: Overwriting existing design element 'reg_file' with newer version. (VER-64)
Warning:  ../../cpu/reg_file/reg_file.v:14: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/reg_file/reg_file.v:15: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../cpu/f_reg_file/f_reg_file.v
Warning:  ../../cpu/reg_file/reg_file.v:25: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/reg_file/reg_file.v:32: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/f_reg_file/f_reg_file.v:3: Overwriting existing design element 'f_reg_file' with newer version. (VER-64)
Warning:  ../../cpu/f_reg_file/f_reg_file.v:14: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/f_reg_file/f_reg_file.v:15: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/f_reg_file/f_reg_file.v:16: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../cpu/immediate_generation_unit/immediate_generation_unit.v
Warning:  ../../cpu/f_reg_file/f_reg_file.v:26: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/f_reg_file/f_reg_file.v:33: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/immediate_generation_unit/immediate_generation_unit.v:3: Overwriting existing design element 'immediate_generation_unit' with newer version. (VER-64)
Opening include file ../../cpu/immediate_select_unit/immediate_select_unit.v
Warning:  ../../cpu/immediate_select_unit/immediate_select_unit.v:3: Overwriting existing design element 'immediate_select_unit' with newer version. (VER-64)
Opening include file ../../cpu/control_unit/control_unit_no_includes.v
Warning:  ../../cpu/control_unit/control_unit_no_includes.v:4: Overwriting existing design element 'control_unit' with newer version. (VER-64)
Warning:  ../../cpu/control_unit/control_unit_no_includes.v:57: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit_no_includes.v:73: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit_no_includes.v:78: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit_no_includes.v:105: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit_no_includes.v:120: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit_no_includes.v:137: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit_no_includes.v:148: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit_no_includes.v:157: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit_no_includes.v:158: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit_no_includes.v:162: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit_no_includes.v:171: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit_no_includes.v:172: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit_no_includes.v:179: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit_no_includes.v:184: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit_no_includes.v:201: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit_no_includes.v:208: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit_no_includes.v:224: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu/control_unit/control_unit_no_includes.v:238: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../cpu/branch_control_unit/branch_control_unit.v
Warning:  ../../cpu/branch_control_unit/branch_control_unit.v:3: Overwriting existing design element 'branch_control_unit' with newer version. (VER-64)
Opening include file ../../cpu/forwarding_units/ex_forward_unit.v
Warning:  ../../cpu/branch_control_unit/branch_control_unit.v:22: delay controls are ignored for synthesis. (VER-176)
Warning:  ../../cpu/forwarding_units/ex_forward_unit.v:6: Overwriting existing design element 'ex_forward_unit' with newer version. (VER-64)
Opening include file ../../cpu/forwarding_units/mem_forward_unit.v
Warning:  ../../cpu/forwarding_units/mem_forward_unit.v:6: Overwriting existing design element 'mem_forward_unit' with newer version. (VER-64)
Opening include file ../../cpu/hazard_detection_unit/hazard_detection_unit.v
Warning:  ../../cpu/hazard_detection_unit/hazard_detection_unit.v:8: Overwriting existing design element 'hazard_detection_unit' with newer version. (VER-64)
Opening include file ../../cpu/pipeline_flush_unit/pipeline_flush_unit.v
Warning:  ../../cpu/pipeline_flush_unit/pipeline_flush_unit.v:3: Overwriting existing design element 'pipeline_flush_unit' with newer version. (VER-64)
Opening include file ../../cpu/pipeline_registers/pr_if_id.v
Warning:  ../../cpu/pipeline_registers/pr_if_id.v:3: Overwriting existing design element 'pr_if_id' with newer version. (VER-64)
Opening include file ../../cpu/pipeline_registers/pr_id_ex.v
Warning:  ../../cpu/pipeline_registers/pr_if_id.v:17: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_if_id.v:18: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_if_id.v:22: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_if_id.v:23: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:3: Overwriting existing design element 'pr_id_ex' with newer version. (VER-64)
Opening include file ../../cpu/pipeline_registers/pr_ex_mem.v
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:55: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:56: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:57: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:60: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:61: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:62: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:65: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:66: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:67: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:68: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:71: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:75: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:76: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:77: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:78: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:79: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:80: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:81: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:82: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:83: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:84: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:85: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:86: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:87: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:88: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:89: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:90: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:91: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:92: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:93: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:94: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:95: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:96: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_id_ex.v:97: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:3: Overwriting existing design element 'pr_ex_mem' with newer version. (VER-64)
Opening include file ../../cpu/pipeline_registers/pr_mem_wb.v
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:41: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:42: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:43: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:44: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:45: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:46: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:47: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:48: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:60: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:61: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:62: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:65: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:66: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:67: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:68: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_ex_mem.v:71: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:3: Overwriting existing design element 'pr_mem_wb' with newer version. (VER-64)
Opening include file ../../cpu/cpu/cpu_no_includes.v
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:35: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:36: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:37: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:38: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:39: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:40: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:41: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:42: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:43: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:47: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:48: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/pipeline_registers/pr_mem_wb.v:55: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu/cpu/cpu_no_includes.v:26: Overwriting existing design element 'cpu' with newer version. (VER-64)
Warning:  ../../cpu/cpu/cpu_no_includes.v:217: the undeclared symbol 'MEM_WRITE_DATA_SEL' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file ../../cpu/noc/async_fifo.v
Warning:  ../../cpu/noc/async_fifo.v:5: Overwriting existing design element 'async_fifo' with newer version. (VER-64)
Opening include file ../../cpu/noc/input_router.v
Warning:  ../../cpu/noc/input_router.v:4: Overwriting existing design element 'input_router' with newer version. (VER-64)
Opening include file ../../cpu/noc/rr_arbiter.v
Warning:  ../../cpu/noc/rr_arbiter.v:5: Overwriting existing design element 'rr_arbiter' with newer version. (VER-64)
Opening include file ../../cpu/noc/virtual_channel.v
Warning:  ../../cpu/noc/virtual_channel.v:4: Overwriting existing design element 'virtual_channel' with newer version. (VER-64)
Opening include file ../../cpu/noc/input_module_no_includes.v
Warning:  ../../cpu/noc/input_module_no_includes.v:9: Overwriting existing design element 'input_module' with newer version. (VER-64)
Opening include file ../../cpu/noc/output_module_no_includes.v
Warning:  ../../cpu/noc/output_module_no_includes.v:5: Overwriting existing design element 'output_module' with newer version. (VER-64)
Opening include file ../../cpu/noc/router_no_includes.v
Warning:  ../../cpu/noc/router_no_includes.v:8: Overwriting existing design element 'router' with newer version. (VER-64)
Opening include file ../../cpu/noc/network_interface_no_includes.v
Warning:  ../../cpu/noc/network_interface_no_includes.v:7: Overwriting existing design element 'network_interface' with newer version. (VER-64)
Opening include file ../../cpu/neuron_bank/rng.v
Warning:  ../../cpu/neuron_bank/rng.v:5: Overwriting existing design element 'rng' with newer version. (VER-64)
Opening include file ../../cpu/neuron_bank/neuron_core.v
Opening include file ../../cpu/fpu/Addition-Subtraction.v
Opening include file ../../cpu/fpu/Multiplication.v
Warning:  ../../cpu/neuron_bank/neuron_core.v:8: Overwriting existing design element 'neuron_core' with newer version. (VER-64)
Opening include file ../../cpu/neuron_bank/neuron_bank_no_includes.v
Warning:  ../../cpu/neuron_bank/neuron_bank_no_includes.v:8: Overwriting existing design element 'neuron_bank' with newer version. (VER-64)
Presto compilation completed successfully.
Elapsed = 00:00:00.19, CPU = 00:00:00.17
1
elaborate system_top_with_cpu
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][31] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][30] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][29] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][28] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][27] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][26] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][25] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][24] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][23] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][22] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][21] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][20] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][19] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][18] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][17] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][16] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][15] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][14] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][13] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][12] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][11] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][10] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][9] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][8] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][7] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][6] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][5] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][4] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][3] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][2] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][1] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[0][0][0] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:189: Net ns_valid[0][0] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][31] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][30] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][29] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][28] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][27] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][26] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][25] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][24] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][23] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][22] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][21] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][20] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][19] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][18] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][17] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][16] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][15] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][14] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][13] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][12] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][11] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][10] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][9] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][8] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][7] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][6] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][5] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][4] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][3] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][2] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][1] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][0][0] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:221: Net ew_valid[0][0] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][31] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][30] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][29] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][28] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][27] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][26] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][25] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][24] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][23] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][22] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][21] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][20] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][19] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][18] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][17] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][16] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][15] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][14] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][13] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][12] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][11] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][10] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][9] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][8] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][7] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][6] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][5] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][4] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][3] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][2] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][1] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:188: Net ns_packet[1][0][0] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:189: Net ns_valid[1][0] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][31] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][30] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][29] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][28] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][27] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][26] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][25] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][24] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][23] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][22] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][21] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][20] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][19] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][18] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][17] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][16] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][15] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][14] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][13] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][12] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][11] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][10] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][9] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][8] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][7] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][6] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][5] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][4] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][3] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][2] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][1] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:220: Net ew_packet[0][1][0] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  ../../cpu/system_top_with_cpu.v:221: Net ew_valid[0][1] or a directly connected net may be driven by more than one process or block. (ELAB-405)
  state register: gen_y[0].gen_x[0].spike_status
  state register: gen_y[0].gen_x[1].spike_status
  state register: gen_y[1].gen_x[0].spike_status
  state register: gen_y[1].gen_x[1].spike_status

Inferred memory devices in process
	in routine system_top_with_cpu line 411 in file
		'../../cpu/system_top_with_cpu.v'.
============================================================================================
|          Register Name           |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
============================================================================================
| gen_y[0].gen_x[0].imem_array_reg | Flip-flop | 8192  |  Y  | Y  | N  | N  | N  | N  | N  |
| gen_y[0].gen_x[1].imem_array_reg | Flip-flop | 8192  |  Y  | Y  | N  | N  | N  | N  | N  |
| gen_y[1].gen_x[0].imem_array_reg | Flip-flop | 8192  |  Y  | Y  | N  | N  | N  | N  | N  |
| gen_y[1].gen_x[1].imem_array_reg | Flip-flop | 8192  |  Y  | Y  | N  | N  | N  | N  | N  |
============================================================================================

Inferred memory devices in process
	in routine system_top_with_cpu line 459 in file
		'../../cpu/system_top_with_cpu.v'.
===================================================================================================
|              Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================================
| gen_y[0].gen_x[0].ext_write_latched_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| gen_y[0].gen_x[1].ext_write_latched_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| gen_y[1].gen_x[0].ext_write_latched_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| gen_y[1].gen_x[1].ext_write_latched_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================================

Inferred memory devices in process
	in routine system_top_with_cpu line 513 in file
		'../../cpu/system_top_with_cpu.v'.
==============================================================================================
|           Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==============================================================================================
| gen_y[0].gen_x[0].spike_status_reg | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
| gen_y[0].gen_x[1].spike_status_reg | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
| gen_y[1].gen_x[0].spike_status_reg | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
| gen_y[1].gen_x[1].spike_status_reg | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
==============================================================================================
Presto compilation completed successfully. (system_top_with_cpu)
Module: system_top_with_cpu, Elapsed Time: 00:00:12, CPU Time: 00:00:12, Total Mem: 993.36 MB, Mem: 597.91 MB, Time: Thu Nov 27 00:57:02 2025
Information: Elaborating HDL template WORK:router instantiated from 'system_top_with_cpu' with the parameters {ROUTER_ADDR_WIDTH=4,ROUTING_ALGORITHM=0,VC_DEPTH=4}. (ELAB-193)
Presto compilation completed successfully. (router_ROUTER_ADDR_WIDTH4_ROUTING_ALGORITHM0_VC_DEPTH4)
Information: Elaborating HDL template WORK:network_interface instantiated from 'system_top_with_cpu' with the parameters {ROUTER_ADDR_WIDTH=4,NEURON_ADDR_WIDTH=12,FIFO_DEPTH=4}. (ELAB-193)

Statistics for case statements in always block at line 111 in file
	'../../cpu/noc/network_interface_no_includes.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           120            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 169 in file
	'../../cpu/noc/network_interface_no_includes.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           177            |    auto/auto     |
===============================================
  state register: wr_state

Inferred memory devices in process
	in routine network_interface_ROUTER_ADDR_WIDTH4_NEURON_ADDR_WIDTH12_FIFO_DEPTH4 line 111 in file
		'../../cpu/noc/network_interface_no_includes.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    axi_bresp_reg    | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    wr_state_reg     | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
|   axi_awready_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   axi_wready_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   axi_bvalid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine network_interface_ROUTER_ADDR_WIDTH4_NEURON_ADDR_WIDTH12_FIFO_DEPTH4 line 169 in file
		'../../cpu/noc/network_interface_no_includes.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    axi_rresp_reg    | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    rd_state_reg     | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
|   axi_arready_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   axi_rvalid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    axi_rdata_reg    | Flip-flop |  32   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine network_interface_ROUTER_ADDR_WIDTH4_NEURON_ADDR_WIDTH12_FIFO_DEPTH4 line 227 in file
		'../../cpu/noc/network_interface_no_includes.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cpu_interrupt_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (network_interface_ROUTER_ADDR_WIDTH4_NEURON_ADDR_WIDTH12_FIFO_DEPTH4)
Information: Elaborating HDL template WORK:cpu instantiated from 'system_top_with_cpu'. (ELAB-193)

Inferred memory devices in process
	in routine cpu line 254 in file
		'../../cpu/cpu/cpu_no_includes.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       PC_reg        | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cpu)
Information: Elaborating HDL template WORK:neuron_bank instantiated from 'system_top_with_cpu' with the parameters {NUM_NEURONS=4,ADDR_WIDTH=8}. (ELAB-193)
Warning:  ../../cpu/neuron_bank/neuron_bank_no_includes.v:146: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../cpu/neuron_bank/neuron_bank_no_includes.v:147: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../cpu/neuron_bank/neuron_bank_no_includes.v:150: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../cpu/neuron_bank/neuron_bank_no_includes.v:199: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../cpu/neuron_bank/neuron_bank_no_includes.v:210: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../cpu/neuron_bank/neuron_bank_no_includes.v:211: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../cpu/neuron_bank/neuron_bank_no_includes.v:214: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../cpu/neuron_bank/neuron_bank_no_includes.v:229: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 117 in file
	'../../cpu/neuron_bank/neuron_bank_no_includes.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           150            |    auto/auto     |
|           214            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine neuron_bank_NUM_NEURONS4_ADDR_WIDTH8 line 117 in file
		'../../cpu/neuron_bank/neuron_bank_no_includes.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|       neuron_c_reg        | Flip-flop |  20   |  Y  | Y  | N  | Y  | N  | N  | N  |
|       neuron_c_reg        | Flip-flop |  108  |  Y  | Y  | Y  | N  | N  | N  | N  |
|         ready_reg         |   Latch   |   1   |  N  | N  | N  | Y  | -  | -  | -  |
|       read_data_reg       | Flip-flop |  32   |  Y  | Y  | Y  | N  | N  | N  | N  |
|       neuron_d_reg        | Flip-flop |  124  |  Y  | Y  | Y  | N  | N  | N  | N  |
|       neuron_d_reg        | Flip-flop |   4   |  Y  | Y  | N  | Y  | N  | N  | N  |
| neuron_config_enable_reg  | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|  neuron_config_data_reg   | Flip-flop |  128  |  Y  | Y  | Y  | N  | N  | N  | N  |
|  neuron_config_addr_reg   | Flip-flop |  12   |  Y  | Y  | Y  | N  | N  | N  | N  |
|     neuron_start_reg      | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
| neuron_spike_resolved_reg | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|     neuron_input_reg      | Flip-flop |  128  |  Y  | Y  | Y  | N  | N  | N  | N  |
|    neuron_type_reg_reg    | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      neuron_v_th_reg      | Flip-flop |  116  |  Y  | Y  | Y  | N  | N  | N  | N  |
|      neuron_v_th_reg      | Flip-flop |  12   |  Y  | Y  | N  | Y  | N  | N  | N  |
|       neuron_a_reg        | Flip-flop |  64   |  Y  | Y  | Y  | N  | N  | N  | N  |
|       neuron_a_reg        | Flip-flop |  64   |  Y  | Y  | N  | Y  | N  | N  | N  |
|       neuron_b_reg        | Flip-flop |  116  |  Y  | Y  | Y  | N  | N  | N  | N  |
|       neuron_b_reg        | Flip-flop |  12   |  Y  | Y  | N  | Y  | N  | N  | N  |
=====================================================================================
Presto compilation completed successfully. (neuron_bank_NUM_NEURONS4_ADDR_WIDTH8)
Information: Elaborating HDL template WORK:input_module instantiated from 'router_ROUTER_ADDR_WIDTH4_ROUTING_ALGORITHM0_VC_DEPTH4' with the parameters {ROUTER_ADDR_WIDTH=4,ROUTING_ALGORITHM=0,VC_DEPTH=4}. (ELAB-193)
Presto compilation completed successfully. (input_module_ROUTER_ADDR_WIDTH4_ROUTING_ALGORITHM0_VC_DEPTH4)
Information: Elaborating HDL template WORK:output_module instantiated from 'router_ROUTER_ADDR_WIDTH4_ROUTING_ALGORITHM0_VC_DEPTH4' with the parameters {VC_DEPTH=4}. (ELAB-193)

Inferred memory devices in process
	in routine output_module_VC_DEPTH4 line 187 in file
		'../../cpu/noc/output_module_no_includes.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   out_packet_reg    | Flip-flop |  32   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (output_module_VC_DEPTH4)
Information: Elaborating HDL template WORK:async_fifo instantiated from 'network_interface_ROUTER_ADDR_WIDTH4_NEURON_ADDR_WIDTH12_FIFO_DEPTH4' with the parameters {DATA_WIDTH=32,ADDR_WIDTH=4}. (ELAB-193)

Inferred memory devices in process
	in routine async_fifo_DATA_WIDTH32_ADDR_WIDTH4 line 65 in file
		'../../cpu/noc/async_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   wr_ptr_gray_reg   | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
|   wr_ptr_bin_reg    | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine async_fifo_DATA_WIDTH32_ADDR_WIDTH4 line 76 in file
		'../../cpu/noc/async_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  512  |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine async_fifo_DATA_WIDTH32_ADDR_WIDTH4 line 83 in file
		'../../cpu/noc/async_fifo.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| rd_ptr_gray_sync2_reg | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
| rd_ptr_gray_sync1_reg | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine async_fifo_DATA_WIDTH32_ADDR_WIDTH4 line 101 in file
		'../../cpu/noc/async_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   rd_ptr_gray_reg   | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
|   rd_ptr_bin_reg    | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine async_fifo_DATA_WIDTH32_ADDR_WIDTH4 line 115 in file
		'../../cpu/noc/async_fifo.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| wr_ptr_gray_sync2_reg | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
| wr_ptr_gray_sync1_reg | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully. (async_fifo_DATA_WIDTH32_ADDR_WIDTH4)
Information: Elaborating HDL template WORK:plus_4_adder instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (plus_4_adder)
Information: Elaborating HDL template WORK:mux_2to1_32bit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (mux_2to1_32bit)
Information: Elaborating HDL template WORK:pr_if_id instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine pr_if_id line 13 in file
		'../../cpu/pipeline_registers/pr_if_id.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| ID_INSTRUCTION_reg  | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      ID_PC_reg      | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pr_if_id)
Information: Elaborating HDL template WORK:control_unit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (control_unit)
Information: Elaborating HDL template WORK:reg_file instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine reg_file line 19 in file
		'../../cpu/reg_file/reg_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    REGISTERS_reg    | Flip-flop | 1024  |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (reg_file)
Information: Elaborating HDL template WORK:f_reg_file instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine f_reg_file line 20 in file
		'../../cpu/f_reg_file/f_reg_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    REGISTERS_reg    | Flip-flop | 1024  |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (f_reg_file)
Information: Elaborating HDL template WORK:immediate_generation_unit instantiated from 'cpu'. (ELAB-193)

Statistics for case statements in always block at line 18 in file
	'../../cpu/immediate_generation_unit/immediate_generation_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================
Presto compilation completed successfully. (immediate_generation_unit)
Information: Elaborating HDL template WORK:hazard_detection_unit instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine hazard_detection_unit line 22 in file
		'../../cpu/hazard_detection_unit/hazard_detection_unit.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   LU_HAZ_SIG_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (hazard_detection_unit)
Information: Elaborating HDL template WORK:pipeline_flush_unit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (pipeline_flush_unit)
Information: Elaborating HDL template WORK:pr_id_ex instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine pr_id_ex line 45 in file
		'../../cpu/pipeline_registers/pr_id_ex.v'.
=============================================================================================
|           Register Name           |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=============================================================================================
|      EX_WB_VALUE_SELECT_reg       | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|             EX_PC_reg             | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_REG_DATA1_reg          | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_REG_DATA2_reg          | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_FREG_DATA1_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_FREG_DATA2_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_FREG_DATA3_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_IMMEDIATE_reg          | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_REG_WRITE_ADDR_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_REG_READ_ADDR1_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_REG_READ_ADDR2_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_REG_READ_ADDR3_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_ALU_SELECT_reg         | Flip-flop |   6   |  Y  | Y  | N  | N  | N  | N  | N  |
|      EX_OPERAND1_SELECT_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      EX_OPERAND2_SELECT_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         EX_FPU_SELECT_reg         | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|          EX_REG_TYPE_reg          | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|        EX_REG_WRITE_EN_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       EX_FREG_WRITE_EN_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| EX_DATA_MEM_WRITE_DATA_SELECT_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       EX_DATA_MEM_WRITE_reg       | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_DATA_MEM_READ_reg        | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
|        EX_BRANCH_CTRL_reg         | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
=============================================================================================
Presto compilation completed successfully. (pr_id_ex)
Information: Elaborating HDL template WORK:mux_4to1_32bit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (mux_4to1_32bit)
Information: Elaborating HDL template WORK:alu instantiated from 'cpu'. (ELAB-193)
Warning:  ../../cpu/alu/alu.v:58: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../cpu/alu/alu.v:68: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../cpu/alu/alu.v:81: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../cpu/alu/alu.v:84: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../cpu/alu/alu.v:94: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../cpu/alu/alu.v:98: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 72 in file
	'../../cpu/alu/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            75            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 102 in file
	'../../cpu/alu/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           104            |    auto/auto     |
===============================================
Presto compilation completed successfully. (alu)
Information: Elaborating HDL template WORK:fpu instantiated from 'cpu'. (ELAB-193)

Statistics for case statements in always block at line 102 in file
	'../../cpu/fpu/fpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           104            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fpu)
Information: Elaborating HDL template WORK:branch_control_unit instantiated from 'cpu'. (ELAB-193)

Statistics for case statements in always block at line 20 in file
	'../../cpu/branch_control_unit/branch_control_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            25            |    auto/auto     |
===============================================
Presto compilation completed successfully. (branch_control_unit)
Information: Elaborating HDL template WORK:ex_forward_unit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (ex_forward_unit)
Information: Elaborating HDL template WORK:pr_ex_mem instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine pr_ex_mem line 37 in file
		'../../cpu/pipeline_registers/pr_ex_mem.v'.
==============================================================================================
|           Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==============================================================================================
|      MEM_WB_VALUE_SELECT_reg       | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|             MEM_PC_reg             | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|          MEM_ALU_OUT_reg           | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         MEM_REG_DATA2_reg          | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|          MEM_FPU_OUT_reg           | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         MEM_FREG_DATA2_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|       MEM_REG_WRITE_ADDR_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|       MEM_REG_READ_ADDR2_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|          MEM_REG_TYPE_reg          | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|        MEM_REG_WRITE_EN_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       MEM_FREG_WRITE_EN_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| MEM_DATA_MEM_WRITE_DATA_SELECT_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       MEM_DATA_MEM_WRITE_reg       | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
|       MEM_DATA_MEM_READ_reg        | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
==============================================================================================
Presto compilation completed successfully. (pr_ex_mem)
Information: Elaborating HDL template WORK:mem_forward_unit instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine mem_forward_unit line 17 in file
		'../../cpu/forwarding_units/mem_forward_unit.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   MEM_FWD_SEL_reg   | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (mem_forward_unit)
Information: Elaborating HDL template WORK:pr_mem_wb instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine pr_mem_wb line 31 in file
		'../../cpu/pipeline_registers/pr_mem_wb.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|  WB_WB_VALUE_SELECT_reg   | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|         WB_PC_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      WB_ALU_OUT_reg       | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
| WB_DATA_MEM_READ_DATA_reg | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      WB_FPU_OUT_reg       | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|   WB_REG_WRITE_ADDR_reg   | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|    WB_REG_WRITE_EN_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   WB_FREG_WRITE_EN_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   WB_DATA_MEM_READ_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=====================================================================================
Presto compilation completed successfully. (pr_mem_wb)
Information: Elaborating HDL template WORK:rng instantiated from 'neuron_bank_NUM_NEURONS4_ADDR_WIDTH8'. (ELAB-193)

Inferred memory devices in process
	in routine rng line 25 in file
		'../../cpu/neuron_bank/rng.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      lfsr_reg       | Flip-flop |  16   |  Y  | Y  | N  | Y  | N  | N  | N  |
|      lfsr_reg       | Flip-flop |  16   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rng)
Information: Elaborating HDL template WORK:neuron_core instantiated from 'neuron_bank_NUM_NEURONS4_ADDR_WIDTH8'. (ELAB-193)

Statistics for case statements in always block at line 60 in file
	'../../cpu/neuron_bank/neuron_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            69            |     no/auto      |
===============================================

Statistics for case statements in always block at line 81 in file
	'../../cpu/neuron_bank/neuron_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            93            |    auto/auto     |
|           109            |     no/auto      |
|           185            |    auto/auto     |
===============================================
Warning:  ../../cpu/neuron_bank/neuron_core.v:206: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../cpu/neuron_bank/neuron_core.v:206: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../cpu/neuron_bank/neuron_core.v:206: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../cpu/neuron_bank/neuron_core.v:222: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../cpu/neuron_bank/neuron_core.v:222: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../cpu/neuron_bank/neuron_core.v:222: Statement unreachable (Branch condition impossible to meet). (VER-61)
  state register: state

Inferred memory devices in process
	in routine neuron_core line 60 in file
		'../../cpu/neuron_bank/neuron_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        d_reg        | Flip-flop |  31   |  Y  | Y  | Y  | N  | N  | N  | N  |
|        d_reg        | Flip-flop |   1   |  N  | Y  | N  | Y  | N  | N  | N  |
|   neuron_type_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      v_th_reg       | Flip-flop |  29   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      v_th_reg       | Flip-flop |   3   |  Y  | Y  | N  | Y  | N  | N  | N  |
|        a_reg        | Flip-flop |  16   |  Y  | Y  | Y  | N  | N  | N  | N  |
|        a_reg        | Flip-flop |  16   |  Y  | Y  | N  | Y  | N  | N  | N  |
|        b_reg        | Flip-flop |  29   |  Y  | Y  | Y  | N  | N  | N  | N  |
|        b_reg        | Flip-flop |   3   |  Y  | Y  | N  | Y  | N  | N  | N  |
|        c_reg        | Flip-flop |   5   |  Y  | Y  | N  | Y  | N  | N  | N  |
|        c_reg        | Flip-flop |  27   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine neuron_core line 81 in file
		'../../cpu/neuron_bank/neuron_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      temp2_reg      | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
|        v_reg        | Flip-flop |   5   |  Y  | Y  | N  | Y  | N  | N  | N  |
|        v_reg        | Flip-flop |  27   |  Y  | Y  | Y  | N  | N  | N  | N  |
|        u_reg        | Flip-flop |  32   |  Y  | Y  | Y  | N  | N  | N  | N  |
|        I_reg        | Flip-flop |  32   |  Y  | Y  | Y  | N  | N  | N  | N  |
| spike_detected_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      busy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   cycle_count_reg   | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      v_out_reg      | Flip-flop |   5   |  Y  | Y  | N  | Y  | N  | N  | N  |
|      v_out_reg      | Flip-flop |  27   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      u_out_reg      | Flip-flop |  32   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      temp1_reg      | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (neuron_core)
Information: Elaborating HDL template WORK:input_router instantiated from 'input_module_ROUTER_ADDR_WIDTH4_ROUTING_ALGORITHM0_VC_DEPTH4' with the parameters {ROUTER_ADDR_WIDTH=4,ROUTING_ALGORITHM=0}. (ELAB-193)
Warning:  ../../cpu/noc/input_router.v:59: Statement unreachable (Prior branch conditions are always met). (VER-61)
Presto compilation completed successfully. (input_router_ROUTER_ADDR_WIDTH4_ROUTING_ALGORITHM0)
Information: Elaborating HDL template WORK:virtual_channel instantiated from 'input_module_ROUTER_ADDR_WIDTH4_ROUTING_ALGORITHM0_VC_DEPTH4' with the parameters {DATA_WIDTH=32,DEPTH=4}. (ELAB-193)

Statistics for case statements in always block at line 61 in file
	'../../cpu/noc/virtual_channel.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            65            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine virtual_channel_DATA_WIDTH32_DEPTH4 line 42 in file
		'../../cpu/noc/virtual_channel.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  128  |  Y  | Y  | N  | N  | N  | N  | N  |
|     wr_ptr_reg      | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine virtual_channel_DATA_WIDTH32_DEPTH4 line 52 in file
		'../../cpu/noc/virtual_channel.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rd_ptr_reg      | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine virtual_channel_DATA_WIDTH32_DEPTH4 line 61 in file
		'../../cpu/noc/virtual_channel.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    pkt_count_reg    | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (virtual_channel_DATA_WIDTH32_DEPTH4)
Information: Elaborating HDL template WORK:rr_arbiter instantiated from 'input_module_ROUTER_ADDR_WIDTH4_ROUTING_ALGORITHM0_VC_DEPTH4' with the parameters {NUM_PORTS=4}. (ELAB-193)
Warning:  ../../cpu/noc/rr_arbiter.v:34: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../cpu/noc/rr_arbiter.v:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arbiter_NUM_PORTS4 line 44 in file
		'../../cpu/noc/rr_arbiter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  priority_ptr_reg   | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rr_arbiter_NUM_PORTS4)
Information: Elaborating HDL template WORK:rr_arbiter instantiated from 'output_module_VC_DEPTH4' with the parameters {NUM_PORTS=5}. (ELAB-193)
Warning:  ../../cpu/noc/rr_arbiter.v:34: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../cpu/noc/rr_arbiter.v:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arbiter_NUM_PORTS5 line 44 in file
		'../../cpu/noc/rr_arbiter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  priority_ptr_reg   | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rr_arbiter_NUM_PORTS5)
Information: Elaborating HDL template WORK:mux_2to1_3bit instantiated from 'control_unit'. (ELAB-193)
Presto compilation completed successfully. (mux_2to1_3bit)
Information: Elaborating HDL template WORK:Addition_Subtraction instantiated from 'fpu'. (ELAB-193)
Presto compilation completed successfully. (Addition_Subtraction)
Information: Elaborating HDL template WORK:Multiplication instantiated from 'fpu'. (ELAB-193)
Presto compilation completed successfully. (Multiplication)
Information: Elaborating HDL template WORK:Division instantiated from 'fpu'. (ELAB-193)
Presto compilation completed successfully. (Division)
Information: Elaborating HDL template WORK:Comparison instantiated from 'fpu'. (ELAB-193)

Inferred memory devices in process
	in routine Comparison line 17 in file
		'../../cpu/fpu/Comparison.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     result_reg      | Latch |   1   |  N  | Y  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (Comparison)
Information: Elaborating HDL template WORK:Floating_Point_to_Integer instantiated from 'fpu'. (ELAB-193)

Inferred memory devices in process
	in routine Floating_Point_to_Integer line 19 in file
		'../../cpu/fpu/Converter.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|  Integer_Value_reg  | Latch |  23   |  Y  | Y  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (Floating_Point_to_Integer)
Information: Elaborating HDL template WORK:priority_encoder instantiated from 'Addition_Subtraction'. (ELAB-193)

Statistics for case statements in always block at line 22 in file
	'../../cpu/fpu/Priority Encoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================
Presto compilation completed successfully. (priority_encoder)
Information: Elaborating HDL template WORK:Iteration instantiated from 'Division'. (ELAB-193)
Presto compilation completed successfully. (Iteration)
Information: Design elaboration summary: (FLW-8550)
Number of modules read: 40
Top level ports:        223
Total in all modules
  Ports:                4938
  Nets:                 145979
  Instances:            71181
Design summary end. (FLW-8551)
Elapsed = 00:00:17.06, CPU = 00:00:16.67
1
set_top_module system_top_with_cpu
Information: User units loaded from library 'NangateOpenCellLibrary' (LNK-040)
Information: Added key list 'DesignWare' to design 'system_top_with_cpu'. (DWS-0216)
Gensys attachment is created: presto_gensys.attach:LIB:system_top_with_cpu.design 
Elapsed = 00:00:20.07, CPU = 00:00:19.89
1
source ./tz_setup.tcl
The following clock gating options are applied to: top-level (design)
Minimum bitwidth: 1
Maximum fanout: Unlimited
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: This option -max_number_of_levels will be ignored during clock gating insertion/optimizations. (CGT-3003)
The following clock gating options are applied to: top-level (design)
Minimum bitwidth: 3
Maximum fanout: 8
The following clock gating style is applied to: top-level (design)
Target: pos_edge_flip_flop 
Test control position: before
Observation output: false
Information: The command 'create_mode' cleared the undo history. (UNDO-016)
Created scenario func@Cmax for mode func and corner Cmax
All analysis types are activated.
Created scenario func@Cmin for mode func and corner Cmin
All analysis types are activated.
Scenario func@Cmax (mode func corner Cmax) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario func@Cmin (mode func corner Cmin) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
****************************************
Report : scenario
Design : system_top_with_cpu
Version: V-2023.12-SP5-3
Date   : Thu Nov 27 00:57:27 2025
****************************************

                                                                     Leakage  Dynamic                              Cell  Signal
Name            Mode            Corner          Active  Setup  Hold  Power    Power    Max_tran  Max_cap  Min_cap  EM    EM
----------------------------------------------------------------------------------------------------------------------------------
func@Cmax *     func            Cmax            true    true   false true     true     true      true     true     false false
func@Cmin *     func            Cmin            true    true   false true     true     true      true     true     false false

1
rtl_opt
Warning: app_option compile.flow.constant_and_unloaded_propagation_with_no_boundary_opt will be set as false during the rtl_opt. (RTLA-800)
Warning: Ignoring -as_user_default option since application option <opt.mux.rtla_use_xref_signatures> is global scoped. (NDMUI-1004)
Information: Starting 'rtl_opt' (FLW-8000)
Information: Time: 2025-11-27 00:57:31 / Session:  00:00:49 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1409 MB (FLW-8100)
Information: Timer using 8 threads
INFO: compile_fusion is running in balanced flow mode.
INFO: EIO v2 is enabled
INFO: Cost Function Configuration 0.5/0.5/0.5/0.5
Information: Structural Congestion Optimization technology (Early SCO) has been enabled. (SCO-0001)
****************************************
Report : report_tbcs
Version: V-2023.12-SP5-3
Date   : Thu Nov 27 00:57:34 2025
****************************************
INFO: Start environment monitoring: recipes
Information: Corner Cmax: no PVT mismatches. (PVT-032)
Information: Corner Cmin: no PVT mismatches. (PVT-032)
INFO: compile_fusion is running in balanced flow mode.
INFO: EIO v2 is enabled
INFO: Cost Function Configuration 0.5/0.5/0.5/0.5
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / conditioning (FLW-8000)
Information: Time: 2025-11-27 00:58:23 / Session:  00:01:41 / Command:  00:00:52 / CPU:  00:01:09 / Memory: 2339 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / conditioning / Load Design (FLW-8000)
Information: Time: 2025-11-27 00:58:24 / Session:  00:01:42 / Command:  00:00:53 / CPU:  00:01:09 / Memory: 2339 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Load Design (FLW-8001)
Information: Time: 2025-11-27 00:58:27 / Session:  00:01:45 / Command:  00:00:56 / CPU:  00:01:12 / Memory: 2339 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / MV Cell Insertion (FLW-8000)
Information: Time: 2025-11-27 00:58:27 / Session:  00:01:45 / Command:  00:00:56 / CPU:  00:01:12 / Memory: 2339 MB (FLW-8100)
MV related app options set by user:
Information: Ending   rtl_opt / conditioning / MV Cell Insertion (FLW-8001)
Information: Time: 2025-11-27 00:58:27 / Session:  00:01:45 / Command:  00:00:56 / CPU:  00:01:12 / Memory: 2339 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Constant and Equal Register Detection (FLW-8000)
Information: Time: 2025-11-27 00:58:27 / Session:  00:01:45 / Command:  00:00:56 / CPU:  00:01:12 / Memory: 2339 MB (FLW-8100)
Information: The register gen_y[0].gen_x[0].ni_inst/axi_bresp_reg[0] is removed as constant '0'. (SQM-4100)
Information: The register gen_y[1].gen_x[1].ni_inst/axi_bresp_reg[0] is removed as constant '0'. (SQM-4100)
Information: The register gen_y[1].gen_x[0].ni_inst/axi_bresp_reg[0] is removed as constant '0'. (SQM-4100)
Information: The register gen_y[0].gen_x[1].ni_inst/axi_bresp_reg[0] is removed as constant '0'. (SQM-4100)
Information: The register gen_y[0].gen_x[0].ni_inst/axi_rresp_reg[0] is removed as constant '0'. (SQM-4100)
Information: The register gen_y[1].gen_x[1].ni_inst/axi_rresp_reg[0] is removed as constant '0'. (SQM-4100)
Information: The register gen_y[1].gen_x[0].ni_inst/axi_rresp_reg[0] is removed as constant '0'. (SQM-4100)
Information: The register gen_y[0].gen_x[1].ni_inst/axi_rresp_reg[0] is removed as constant '0'. (SQM-4100)
Information: The register gen_y[0].gen_x[0].ni_inst/rd_state_reg[0] is removed as constant '0'. (SQM-4100)
Information: The register gen_y[1].gen_x[1].ni_inst/rd_state_reg[0] is removed as constant '0'. (SQM-4100)
Information: The register gen_y[0].gen_x[1].spike_status_reg[2] is removed because it is merged to register gen_y[0].gen_x[1].spike_status_reg[3]. (SQM-4102)
Information: The register gen_y[0].gen_x[1].spike_status_reg[1] is removed because it is merged to register gen_y[0].gen_x[1].spike_status_reg[3]. (SQM-4102)
Information: The register gen_y[0].gen_x[1].spike_status_reg[0] is removed because it is merged to register gen_y[0].gen_x[1].spike_status_reg[3]. (SQM-4102)
Information: The register gen_y[0].gen_x[0].spike_status_reg[2] is removed because it is merged to register gen_y[0].gen_x[0].spike_status_reg[3]. (SQM-4102)
Information: The register gen_y[0].gen_x[0].spike_status_reg[1] is removed because it is merged to register gen_y[0].gen_x[0].spike_status_reg[3]. (SQM-4102)
Information: The register gen_y[0].gen_x[0].spike_status_reg[0] is removed because it is merged to register gen_y[0].gen_x[0].spike_status_reg[3]. (SQM-4102)
Information: The register gen_y[0].gen_x[0].ni_inst/write_fifo/rd_ptr_bin_reg[4] is removed because it is merged to register gen_y[0].gen_x[0].ni_inst/write_fifo/rd_ptr_gray_reg[4]. (SQM-4102)
Information: The register gen_y[1].gen_x[1].ni_inst/read_fifo/rd_ptr_bin_reg[4] is removed because it is merged to register gen_y[1].gen_x[1].ni_inst/read_fifo/rd_ptr_gray_reg[4]. (SQM-4102)
Information: The register gen_y[1].gen_x[1].ni_inst/write_fifo/rd_ptr_bin_reg[4] is removed because it is merged to register gen_y[1].gen_x[1].ni_inst/write_fifo/rd_ptr_gray_reg[4]. (SQM-4102)
Information: The register gen_y[1].gen_x[0].ni_inst/read_fifo/rd_ptr_bin_reg[4] is removed because it is merged to register gen_y[1].gen_x[0].ni_inst/read_fifo/rd_ptr_gray_reg[4]. (SQM-4102)
Information: 148 registers were removed as constant. Use report_transformed_registers for a list. (SQM-3100)
Information: 22854 registers were found constant but could not be removed due to restrictions. (SQM-3103)
Information: Register Bits Before Sharing = 87312, After Sharing = 87284, Savings = 28 (SQM-2000)
Information: 28 registers were merged. Use report_transformed_registers for a list. (SQM-4106)
Information: 138 out of 148 SQM-4100 messages were not printed due to limit 10 (after 'rtl_opt' at rtla.tcl:14) (MSG-3913)
Information: 18 out of 28 SQM-4102 messages were not printed due to limit 10 (after 'rtl_opt' at rtla.tcl:14) (MSG-3913)
Information: Ending   rtl_opt / conditioning / Constant and Equal Register Detection (FLW-8001)
Information: Time: 2025-11-27 01:00:18 / Session:  00:03:36 / Command:  00:02:47 / CPU:  00:03:11 / Memory: 2422 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Register Merging (FLW-8000)
Information: Time: 2025-11-27 01:00:18 / Session:  00:03:36 / Command:  00:02:47 / CPU:  00:03:11 / Memory: 2422 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Register Merging (FLW-8001)
Information: Time: 2025-11-27 01:00:18 / Session:  00:03:36 / Command:  00:02:47 / CPU:  00:03:11 / Memory: 2422 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2025-11-27 01:00:18 / Session:  00:03:36 / Command:  00:02:47 / CPU:  00:03:11 / Memory: 2422 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2025-11-27 01:00:22 / Session:  00:03:40 / Command:  00:02:51 / CPU:  00:03:22 / Memory: 2422 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / High-Level Optimization and Technology Mapping (1) (FLW-8000)
Information: Time: 2025-11-27 01:00:29 / Session:  00:03:47 / Command:  00:02:58 / CPU:  00:03:30 / Memory: 2422 MB (FLW-8100)
Information: For the module "system_top_with_cpu", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 237368 mux gate(s) with total area 415742.47. (MUX-1021)
Information: For the module "f_reg_file", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 3073 mux gate(s) with total area 5465.54. (MUX-1021)
Information: For the module "reg_file", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 2147 mux gate(s) with total area 3815.79. (MUX-1021)
Information: For the module "neuron_bank_NUM_NEURONS4_ADDR_WIDTH8", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 1329 mux gate(s) with total area 2322.40. (MUX-1021)
Information: For the module "neuron_core", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 1745 mux gate(s) with total area 3037.07. (MUX-1021)
Information: For the module "async_fifo_DATA_WIDTH32_ADDR_WIDTH4", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 498 mux gate(s) with total area 884.67. (MUX-1021)
Information: For the module "pr_id_ex", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 298 mux gate(s) with total area 500.92. (MUX-1021)
Information: For the module "alu", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 776 mux gate(s) with total area 1375.43. (MUX-1021)
Information: For the module "pr_ex_mem", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 198 mux gate(s) with total area 334.45. (MUX-1021)
Information: For the module "pr_mem_wb", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 147 mux gate(s) with total area 250.08. (MUX-1021)
Information: For the module "virtual_channel_DATA_WIDTH32_DEPTH4", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 110 mux gate(s) with total area 194.42. (MUX-1021)
Information: For the module "Floating_Point_to_Integer", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 145 mux gate(s) with total area 245.25. (MUX-1021)
Information: For the module "control_unit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 31 mux gate(s) with total area 50.07. (MUX-1021)
Information: For the module "fpu", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 1231 mux gate(s) with total area 2181.09. (MUX-1021)
Information: For the module "Addition_Subtraction", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 239 mux gate(s) with total area 422.64. (MUX-1021)
Information: For the module "pr_if_id", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 68 mux gate(s) with total area 117.16. (MUX-1021)
Information: For the module "cpu", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 37 mux gate(s) with total area 62.01. (MUX-1021)
Information: For the module "rr_arbiter_NUM_PORTS5", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 207 mux gate(s) with total area 339.03. (MUX-1021)
Information: For the module "network_interface_ROUTER_ADDR_WIDTH4_NEURON_ADDR_WIDTH12_FIFO_DEPTH4", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 63 mux gate(s) with total area 99.37. (MUX-1021)
Information: For the module "output_module_VC_DEPTH4", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 132 mux gate(s) with total area 234.83. (MUX-1021)
Information: For the module "rng", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 33 mux gate(s) with total area 58.71. (MUX-1021)
Information: For the module "Multiplication", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 96 mux gate(s) with total area 166.97. (MUX-1021)
Information: For the module "rr_arbiter_NUM_PORTS4", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 96 mux gate(s) with total area 156.81. (MUX-1021)
Information: For the module "branch_control_unit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 8 mux gate(s) with total area 12.96. (MUX-1021)
Information: For the module "Comparison", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 29 mux gate(s) with total area 38.88. (MUX-1021)
Information: For the module "immediate_generation_unit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 98 mux gate(s) with total area 170.53. (MUX-1021)
Information: For the module "input_module_ROUTER_ADDR_WIDTH4_ROUTING_ALGORITHM0_VC_DEPTH4", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 11 mux gate(s) with total area 15.76. (MUX-1021)
Information: For the module "mux_4to1_32bit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 96 mux gate(s) with total area 170.78. (MUX-1021)
Information: For the module "hazard_detection_unit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 10 mux gate(s) with total area 15.25. (MUX-1021)
Information: For the module "ex_forward_unit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 16 mux gate(s) with total area 24.65. (MUX-1021)
Information: For the module "input_router_ROUTER_ADDR_WIDTH4_ROUTING_ALGORITHM0", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 15 mux gate(s) with total area 21.60. (MUX-1021)
Information: For the module "mux_2to1_32bit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 32 mux gate(s) with total area 56.93. (MUX-1021)
Information: For the module "mem_forward_unit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 1 mux gate(s) with total area 1.78. (MUX-1021)
Information: For the module "mux_2to1_3bit", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 3 mux gate(s) with total area 5.34. (MUX-1021)
Information: Timer using 8 threads
Information: Ending   rtl_opt / conditioning / High-Level Optimization and Technology Mapping (1) (FLW-8001)
Information: Time: 2025-11-27 01:09:59 / Session:  00:13:18 / Command:  00:12:28 / CPU:  00:13:34 / Memory: 2945 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / High-Level Optimization and Technology Mapping (2) (FLW-8000)
Information: Time: 2025-11-27 01:09:59 / Session:  00:13:18 / Command:  00:12:28 / CPU:  00:13:34 / Memory: 2945 MB (FLW-8100)
Information: Added key list 'DesignWare' to design 'system_top_with_cpu'. (DWS-0216)
Information: 10 register's output was inverted. Use report_transformed_registers for a list. (SQM-2014)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Information: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Information: 5378 out of 5379 SQM-1040 messages were not printed due to limit 1  (MSG-3913)
Information: 5378 out of 5379 SQM-1074 messages were not printed due to limit 1  (MSG-3913)
Information: 8 out of 9 SQM-2014 messages were not printed due to limit 1  (MSG-3913)
Information: Ending   rtl_opt / conditioning / High-Level Optimization and Technology Mapping (2) (FLW-8001)
Information: Time: 2025-11-27 01:11:37 / Session:  00:14:55 / Command:  00:14:06 / CPU:  00:17:41 / Memory: 5442 MB (FLW-8100)
Information: RTL multibit banking summary. (SQM-2008)
	Total candidates in design:87280
	Total candidates ignored:  87132
	Total candidates banked:   0
	Banking Ratio of this pass:0.00%
	Banking ratio             :0.00% (Before banking 0.00%)
	Use report_multibit for details.
Information: Starting rtl_opt / conditioning / DFT Core Wrapper Analysis (FLW-8000)
Information: Time: 2025-11-27 01:11:37 / Session:  00:14:56 / Command:  00:14:06 / CPU:  00:17:41 / Memory: 5442 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / DFT Core Wrapper Analysis (FLW-8001)
Information: Time: 2025-11-27 01:11:37 / Session:  00:14:56 / Command:  00:14:06 / CPU:  00:17:41 / Memory: 5442 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Logic Simplification (2) (FLW-8000)
Information: Time: 2025-11-27 01:11:52 / Session:  00:15:10 / Command:  00:14:21 / CPU:  00:17:56 / Memory: 5442 MB (FLW-8100)
Information: 6088 registers were found constant but could not be removed due to restrictions. (SQM-3103)
Information: Register Bits Before Sharing = 87280, After Sharing = 87280, Savings = 0 (SQM-2000)
Information: Starting rtl_opt / conditioning / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2025-11-27 01:12:02 / Session:  00:15:20 / Command:  00:14:31 / CPU:  00:18:06 / Memory: 5442 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2025-11-27 01:12:13 / Session:  00:15:31 / Command:  00:14:41 / CPU:  00:18:34 / Memory: 5442 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Logic Simplification (2) (FLW-8001)
Information: Time: 2025-11-27 01:12:13 / Session:  00:15:31 / Command:  00:14:41 / CPU:  00:18:34 / Memory: 5442 MB (FLW-8100)
Information: Result of rtl_opt / conditioning / Clock Gate Insertion (FLW-8500)
--------------------------------------------------------------------------------
|                             Clock Gating Options                             |
--------------------------------------------------------------------------------
|         Objects         |    Minimum Bitwidth     |      Maximum Fanout      |
--------------------------+-------------------------+---------------------------
|   top-level (design)    |          3 (d)          |      Unlimited (d)       |
--------------------------------------------------------------------------------

Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 4
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |        6280 |          84456 |      84456 |    96.87%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |  2628 |     2628
 Minimum Bitwidth Not Met.                                 |   100 |      100
 Not Processed.                                            |    96 |       96
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -    1331864.00           -      647417              0.26      5441
Information: Ending   rtl_opt / conditioning (FLW-8001)
Information: Time: 2025-11-27 01:12:21 / Session:  00:15:39 / Command:  00:14:49 / CPU:  00:18:42 / Memory: 5442 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / conditioning (FLW-8000)
Information: Time: 2025-11-27 01:12:21 / Session:  00:15:39 / Command:  00:14:49 / CPU:  00:18:42 / Memory: 5442 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / conditioning / Load Design (FLW-8000)
Information: Time: 2025-11-27 01:12:21 / Session:  00:15:39 / Command:  00:14:50 / CPU:  00:18:43 / Memory: 5442 MB (FLW-8100)
Warning: Auto deriving 'horizontal' routing direction for layer 'M1'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'M2'. (DMM-115)
Warning: Auto deriving 'horizontal' routing direction for layer 'M3'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'M4'. (DMM-115)
Warning: Auto deriving 'horizontal' routing direction for layer 'M5'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'M6'. (DMM-115)
Warning: Auto deriving 'horizontal' routing direction for layer 'M7'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'M8'. (DMM-115)
Warning: Auto deriving 'horizontal' routing direction for layer 'M9'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'MRDL'. (DMM-115)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Information: Generated core area = 1900228.625000 (AFP-2021)
Information: Generated core boundary = { {0 0} {0 1377.73} {1379.25 1377.73} {1379.25 0} } (AFP-2022)
Information: Change threshold for extractor is reset. (FLW-1300)
Information: The stitching and editing of coupling caps is turned OFF for design 'LIB:system_top_with_cpu.design'. (TIM-125)
Information: Ending   rtl_opt / conditioning / Load Design (FLW-8001)
Information: Time: 2025-11-27 01:13:15 / Session:  00:16:33 / Command:  00:15:44 / CPU:  00:21:28 / Memory: 5442 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Clock Gate Re-structuring (FLW-8000)
Information: Time: 2025-11-27 01:13:15 / Session:  00:16:33 / Command:  00:15:44 / CPU:  00:21:28 / Memory: 5442 MB (FLW-8100)
Information: Result of rtl_opt / conditioning / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 4
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |        3208 |          84456 |      84456 |    96.87%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |  2628 |     2628
 Minimum Bitwidth Not Met.                                 |   100 |      100
 Not Processed.                                            |    96 |       96
--------------------------------------------------------------------------------
Information: Ending   rtl_opt / conditioning / Clock Gate Re-structuring (FLW-8001)
Information: Time: 2025-11-27 01:13:25 / Session:  00:16:44 / Command:  00:15:54 / CPU:  00:21:40 / Memory: 5442 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Optimization (1) (FLW-8000)
Information: Time: 2025-11-27 01:13:25 / Session:  00:16:44 / Command:  00:15:54 / CPU:  00:21:40 / Memory: 5442 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Optimization (1) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2025-11-27 01:13:26 / Session:  00:16:44 / Command:  00:15:55 / CPU:  00:21:40 / Memory: 5442 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Optimization (1) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2025-11-27 01:13:31 / Session:  00:16:49 / Command:  00:16:00 / CPU:  00:21:45 / Memory: 5442 MB (FLW-8100)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func@Cmax'. (OPT-909)
Information: The stitching and editing of coupling caps is turned OFF for design 'LIB:system_top_with_cpu.design'. (TIM-125)
Information: Starting rtl_opt / conditioning / Optimization (1) / Timing Optimization and DesignWare Reselection (FLW-8000)
Information: Time: 2025-11-27 01:13:51 / Session:  00:17:10 / Command:  00:16:20 / CPU:  00:23:33 / Memory: 5442 MB (FLW-8100)
Warning: Net name 'N_407' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_416' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_410' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_427' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_434' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_430' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_439' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_446' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_441' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_450' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_457' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_446' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_483' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_507' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_515' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_523' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_511' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_539' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_550' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_559' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_538' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_555' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_564' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_555' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_570' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_580' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_579' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_583' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_584' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_408' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_403' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_398' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_417' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_381' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_438' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_419' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_394' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_439' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_435' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_452' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_431' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_507' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_508' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_430' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_515' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_506' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_457' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_514' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_513' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_469' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_544' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_540' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_485' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_554' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_553' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_576' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_558' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_498' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_407' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_416' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_410' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_427' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_434' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_430' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_439' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_446' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_441' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_450' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_457' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_446' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_483' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_507' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_515' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_523' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_511' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_539' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_550' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_559' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_538' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_555' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_564' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_555' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_570' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_580' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_579' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_583' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_584' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_408' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_403' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_398' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_417' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_381' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_438' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_419' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_394' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_439' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_435' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_452' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_431' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_507' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_508' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_430' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_515' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_506' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_457' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_514' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_513' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_469' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_544' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_540' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_485' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_554' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_553' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_576' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_558' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_498' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_407' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_416' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_410' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_427' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_434' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_430' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_439' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_446' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_441' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_450' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_457' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_446' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_483' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_507' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_515' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_523' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_511' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_539' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_550' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_559' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_538' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_555' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_564' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_555' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_570' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_580' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_579' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_583' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_584' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_408' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_403' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_398' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_417' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_381' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_438' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_419' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_394' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_439' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_435' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_452' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_431' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_507' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_508' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_430' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_515' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_506' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_457' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_514' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_513' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_469' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_544' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_540' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_485' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_554' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_553' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_576' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_558' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_498' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Module: DW_div_a_width32_b_width32_tc_mode1_rem_mode1, Elapsed Time: 00:00:01, CPU Time: 00:00:02, Total Mem: 8.65 GB, Mem: 126.48 MB, Time: Thu Nov 27 01:14:34 2025
Warning: Net name 'N_407' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_416' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_410' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_427' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_434' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_430' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_439' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_446' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_441' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_450' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_457' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_446' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_483' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_507' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_515' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_523' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_511' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_539' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_550' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_559' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_538' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_555' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_564' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_555' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_570' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_580' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_579' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_583' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_584' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_408' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_403' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_398' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_417' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_381' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_438' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_419' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_394' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_439' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_435' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_452' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_431' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_507' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_508' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_430' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_515' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_506' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_457' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_514' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_513' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_469' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_544' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_540' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_485' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_554' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_553' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_576' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_558' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_498' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net 'gen_y[1].gen_x[1].router_inst/local_input/arbiter/priority_ptr[0]' is already connected to pin 'gen_y[1].gen_x[1].router_inst/local_input/arbiter/priority_ptr_reg[0]/QN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[1].gen_x[1].router_inst/west_input/arbiter/priority_ptr[0]' is already connected to pin 'gen_y[1].gen_x[1].router_inst/west_input/arbiter/priority_ptr_reg[0]/QN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[1].gen_x[1].router_inst/east_input/arbiter/priority_ptr[0]' is already connected to pin 'gen_y[1].gen_x[1].router_inst/east_input/arbiter/priority_ptr_reg[0]/QN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[1].gen_x[1].router_inst/south_input/arbiter/priority_ptr[0]' is already connected to pin 'gen_y[1].gen_x[1].router_inst/south_input/arbiter/priority_ptr_reg[0]/QN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[1].gen_x[1].router_inst/north_input/arbiter/priority_ptr[0]' is already connected to pin 'gen_y[1].gen_x[1].router_inst/north_input/arbiter/priority_ptr_reg[0]/QN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[1].gen_x[0].router_inst/local_input/arbiter/priority_ptr[0]' is already connected to pin 'gen_y[1].gen_x[0].router_inst/local_input/arbiter/priority_ptr_reg[0]/QN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[1].gen_x[0].router_inst/west_input/arbiter/priority_ptr[0]' is already connected to pin 'gen_y[1].gen_x[0].router_inst/west_input/arbiter/priority_ptr_reg[0]/QN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[1].gen_x[0].router_inst/east_input/arbiter/priority_ptr[0]' is already connected to pin 'gen_y[1].gen_x[0].router_inst/east_input/arbiter/priority_ptr_reg[0]/QN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[1].gen_x[0].router_inst/south_input/arbiter/priority_ptr[0]' is already connected to pin 'gen_y[1].gen_x[0].router_inst/south_input/arbiter/priority_ptr_reg[0]/QN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[1].gen_x[0].router_inst/north_input/arbiter/priority_ptr[0]' is already connected to pin 'gen_y[1].gen_x[0].router_inst/north_input/arbiter/priority_ptr_reg[0]/QN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[0].gen_x[0].cpu_inst/EX_FPU/MuI/mult_38/tmp_net720002' is already connected to pin 'gen_y[0].gen_x[0].cpu_inst/EX_FPU/MuI/mult_38/ctmi_245527/ZN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[1].gen_x[0].cpu_inst/EX_FPU/MuI/mult_38/tmp_net729819' is already connected to pin 'gen_y[1].gen_x[0].cpu_inst/EX_FPU/MuI/mult_38/ctmi_248046/ZN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[0].gen_x[1].cpu_inst/EX_FPU/MuI/mult_38/tmp_net724911' is already connected to pin 'gen_y[0].gen_x[1].cpu_inst/EX_FPU/MuI/mult_38/ctmi_246787/ZN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[1].gen_x[1].cpu_inst/EX_FPU/MuI/mult_38/tmp_net734728' is already connected to pin 'gen_y[1].gen_x[1].cpu_inst/EX_FPU/MuI/mult_38/ctmi_249306/ZN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[0].gen_x[0].cpu_inst/EX_ALU/INTER_AND[0]' is already connected to pin 'gen_y[0].gen_x[0].cpu_inst/EX_ALU/ctmi_33405/ZN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[0].gen_x[0].cpu_inst/EX_ALU/INTER_XOR[2]' is already connected to pin 'gen_y[0].gen_x[0].cpu_inst/EX_ALU/ctmi_33402/ZN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[0].gen_x[0].cpu_inst/EX_ALU/INTER_XOR[4]' is already connected to pin 'gen_y[0].gen_x[0].cpu_inst/EX_ALU/ctmi_33398/ZN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[0].gen_x[0].cpu_inst/EX_ALU/INTER_XOR[6]' is already connected to pin 'gen_y[0].gen_x[0].cpu_inst/EX_ALU/ctmi_33394/ZN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[0].gen_x[0].cpu_inst/EX_ALU/INTER_XOR[8]' is already connected to pin 'gen_y[0].gen_x[0].cpu_inst/EX_ALU/ctmi_33390/ZN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[0].gen_x[0].cpu_inst/EX_ALU/INTER_XOR[10]' is already connected to pin 'gen_y[0].gen_x[0].cpu_inst/EX_ALU/ctmi_33386/ZN'. It may cause loss of switching activity. (POW-116)
Information: 804 out of 814 POW-116 messages were not printed due to limit 10  (MSG-3913)
Information: 248 out of 258 POW-116 messages were not printed due to limit 10  (MSG-3913)
Information: Ending   rtl_opt / conditioning / Optimization (1) / Timing Optimization and DesignWare Reselection (FLW-8001)
Information: Time: 2025-11-27 01:20:28 / Session:  00:23:46 / Command:  00:22:57 / CPU:  00:48:28 / Memory: 15059 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Optimization (1) (FLW-8001)
Information: Time: 2025-11-27 01:20:28 / Session:  00:23:46 / Command:  00:22:57 / CPU:  00:48:28 / Memory: 15059 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Register Retiming (FLW-8000)
Information: Time: 2025-11-27 01:20:28 / Session:  00:23:46 / Command:  00:22:57 / CPU:  00:48:28 / Memory: 15059 MB (FLW-8100)
Information: Result of rtl_opt / conditioning / Register Retiming (FLW-8500)
Information: No instance marked for retiming. (RTM-1031)
Information: Ending   rtl_opt / conditioning / Register Retiming (FLW-8001)
Information: Time: 2025-11-27 01:20:35 / Session:  00:23:53 / Command:  00:23:04 / CPU:  00:48:35 / Memory: 15059 MB (FLW-8100)
Information: 6088 registers were found constant but could not be removed due to restrictions. (SQM-3103)
Information: Register Bits Before Sharing = 23098, After Sharing = 23098, Savings = 0 (SQM-2000)
Information: Starting rtl_opt / conditioning / Optimization (2) (FLW-8000)
Information: Time: 2025-11-27 01:20:44 / Session:  00:24:03 / Command:  00:23:13 / CPU:  00:48:45 / Memory: 15059 MB (FLW-8100)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func@Cmax'. (OPT-909)
Information: Ending   rtl_opt / conditioning / Optimization (2) (FLW-8001)
Information: Time: 2025-11-27 01:21:27 / Session:  00:24:45 / Command:  00:23:56 / CPU:  00:50:42 / Memory: 15059 MB (FLW-8100)
Information: Structural Congestion Optimization technology (Early SCO) has been enabled. (SCO-0001)
Information: Design has 698170 unplaced cells after preCond2Placement (FLW-5112)
Information: The stitching and editing of coupling caps is turned OFF for design 'LIB:system_top_with_cpu.design'. (TIM-125)
Information: Starting rtl_opt / conditioning / Optimization (3) (FLW-8000)
Information: Time: 2025-11-27 01:22:11 / Session:  00:25:29 / Command:  00:24:40 / CPU:  00:54:27 / Memory: 15059 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Optimization (3) / Timing Optimization (FLW-8000)
Information: Time: 2025-11-27 01:22:11 / Session:  00:25:29 / Command:  00:24:40 / CPU:  00:54:27 / Memory: 15059 MB (FLW-8100)
Warning: Net 'gen_y[0].gen_x[1].cpu_inst/EX_FPU/DuI/X0/pe/N804105' is already connected to pin 'gen_y[0].gen_x[1].cpu_inst/EX_FPU/DuI/X0/pe/ctmi_349183/ZN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[0].gen_x[1].cpu_inst/EX_FPU/DuI/X3/A1/N814553' is already connected to pin 'gen_y[0].gen_x[1].cpu_inst/EX_FPU/DuI/X3/A1/ctmi_307507/ZN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[1].gen_x[0].cpu_inst/EX_FPU/DuI/X3/A1/DP_OP_24_35393_6679_J163/N805220' is already connected to pin 'gen_y[1].gen_x[0].cpu_inst/EX_FPU/DuI/X3/A1/DP_OP_24_35393_6679_J163/A362225/ZN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[0].gen_x[0].cpu_inst/EX_FPU/DuI/X3/A1/pe/N803796' is already connected to pin 'gen_y[0].gen_x[0].cpu_inst/EX_FPU/DuI/X3/A1/pe/ctmi_349923/ZN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[1].gen_x[0].cpu_inst/EX_FPU/DuI/X0/pe/N832376' is already connected to pin 'gen_y[1].gen_x[0].cpu_inst/EX_FPU/DuI/X0/pe/A399381/ZN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[0].gen_x[0].cpu_inst/EX_FPU/DuI/X0/pe/ctmn_787573' is already connected to pin 'gen_y[0].gen_x[0].cpu_inst/EX_FPU/DuI/X0/pe/A373557/ZN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[0].gen_x[1].cpu_inst/EX_FPU/DuI/X3/A1/N802400' is already connected to pin 'gen_y[0].gen_x[1].cpu_inst/EX_FPU/DuI/X3/A1/A402307/ZN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[1].gen_x[0].cpu_inst/EX_FPU/DuI/X0/pe/N840314' is already connected to pin 'gen_y[1].gen_x[0].cpu_inst/EX_FPU/DuI/X0/pe/A401341/ZN'. It may cause loss of switching activity. (POW-116)
Information: Ending   rtl_opt / conditioning / Optimization (3) / Timing Optimization (FLW-8001)
Information: Time: 2025-11-27 01:30:44 / Session:  00:34:02 / Command:  00:33:13 / CPU:  01:42:56 / Memory: 15059 MB (FLW-8100)
Warning: Net 'gen_y[0].gen_x[0].cpu_inst/EX_FPU/DuI/X2/M2/mult_38/ctmn_744410' is already connected to pin 'gen_y[0].gen_x[0].cpu_inst/EX_FPU/DuI/X2/M2/mult_38/ctmi_258811/ZN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[0].gen_x[0].cpu_inst/EX_FPU/DuI/X2/M2/mult_38/tmp_net658512' is already connected to pin 'gen_y[0].gen_x[0].cpu_inst/EX_FPU/DuI/X2/M2/mult_38/ctmi_341242/ZN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[0].gen_x[0].cpu_inst/EX_FPU/DuI/X2/M2/mult_38/tmp_net658513' is already connected to pin 'gen_y[0].gen_x[0].cpu_inst/EX_FPU/DuI/X2/M2/mult_38/ctmi_259457/ZN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[0].gen_x[0].cpu_inst/EX_FPU/DuI/X2/M2/mult_38/ctmn_744411' is already connected to pin 'gen_y[0].gen_x[0].cpu_inst/EX_FPU/DuI/X2/M2/mult_38/ctmi_258813/ZN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[0].gen_x[0].cpu_inst/EX_FPU/DuI/X2/M2/mult_38/ctmn_744202' is already connected to pin 'gen_y[0].gen_x[0].cpu_inst/EX_FPU/DuI/X2/M2/mult_38/A384974/ZN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[0].gen_x[1].cpu_inst/EX_FPU/DuI/X2/M2/mult_38/tmp_net672833' is already connected to pin 'gen_y[0].gen_x[1].cpu_inst/EX_FPU/DuI/X2/M2/mult_38/A392552/Z'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[0].gen_x[1].cpu_inst/EX_FPU/DuI/X2/M2/mult_38/ctmn_759139' is already connected to pin 'gen_y[0].gen_x[1].cpu_inst/EX_FPU/DuI/X2/M2/mult_38/ctmi_279409/ZN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[1].gen_x[1].cpu_inst/EX_FPU/DuI/END/mult_38/ctmn_762049' is already connected to pin 'gen_y[1].gen_x[1].cpu_inst/EX_FPU/DuI/END/mult_38/A366990/ZN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[1].gen_x[1].cpu_inst/EX_FPU/DuI/END/mult_38/ctmn_762247' is already connected to pin 'gen_y[1].gen_x[1].cpu_inst/EX_FPU/DuI/END/mult_38/ctmi_283658/ZN'. It may cause loss of switching activity. (POW-116)
Warning: Net 'gen_y[1].gen_x[1].cpu_inst/EX_FPU/DuI/END/mult_38/ctmn_762235' is already connected to pin 'gen_y[1].gen_x[1].cpu_inst/EX_FPU/DuI/END/mult_38/ctmi_283624/ZN'. It may cause loss of switching activity. (POW-116)
Information: 357 out of 367 POW-116 messages were not printed due to limit 10  (MSG-3913)
Information: Ending   rtl_opt / conditioning / Optimization (3) (FLW-8001)
Information: Time: 2025-11-27 01:30:51 / Session:  00:34:09 / Command:  00:33:19 / CPU:  01:43:27 / Memory: 15059 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Optimization (4) (FLW-8000)
Information: Time: 2025-11-27 01:30:51 / Session:  00:34:09 / Command:  00:33:19 / CPU:  01:43:27 / Memory: 15059 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Optimization (4) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2025-11-27 01:30:51 / Session:  00:34:09 / Command:  00:33:19 / CPU:  01:43:27 / Memory: 15059 MB (FLW-8100)
Information: The register gen_y[0].gen_x[0].router_inst/north_input/vc_north/wr_ptr_reg[2] is removed because it is unloaded. (SQM-4101)
Information: The register gen_y[0].gen_x[0].router_inst/north_input/vc_north/rd_ptr_reg[2] is removed because it is unloaded. (SQM-4101)
Information: The register gen_y[0].gen_x[0].router_inst/north_input/vc_north/wr_ptr_reg[3] is removed because it is unloaded. (SQM-4101)
Information: The register gen_y[0].gen_x[0].router_inst/north_input/vc_north/rd_ptr_reg[3] is removed because it is unloaded. (SQM-4101)
Information: The register gen_y[0].gen_x[0].router_inst/north_input/vc_south/wr_ptr_reg[2] is removed because it is unloaded. (SQM-4101)
Information: The register gen_y[0].gen_x[0].router_inst/north_input/vc_south/rd_ptr_reg[2] is removed because it is unloaded. (SQM-4101)
Information: The register gen_y[0].gen_x[0].router_inst/north_input/vc_south/wr_ptr_reg[3] is removed because it is unloaded. (SQM-4101)
Information: The register gen_y[0].gen_x[0].router_inst/north_input/vc_south/rd_ptr_reg[3] is removed because it is unloaded. (SQM-4101)
Information: The register gen_y[0].gen_x[0].router_inst/north_input/vc_east/wr_ptr_reg[2] is removed because it is unloaded. (SQM-4101)
Information: The register gen_y[0].gen_x[0].router_inst/north_input/vc_east/rd_ptr_reg[2] is removed because it is unloaded. (SQM-4101)
Information: 800 registers are removed as unloaded. Use report_transformed_registers for a list. (SQM-3101)
Information: 790 out of 800 SQM-4101 messages were not printed due to limit 10  (MSG-3913)
Information: Ending   rtl_opt / conditioning / Optimization (4) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2025-11-27 01:31:28 / Session:  00:34:47 / Command:  00:33:57 / CPU:  01:45:12 / Memory: 15059 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'LIB:system_top_with_cpu.design'. (TIM-125)
Information: Ending   rtl_opt / conditioning / Optimization (4) (FLW-8001)
Information: Time: 2025-11-27 01:33:07 / Session:  00:36:25 / Command:  00:35:36 / CPU:  01:53:07 / Memory: 15059 MB (FLW-8100)
Information: Extraction observers are detached as design net change threshold is reached.
Information: Starting rtl_opt / conditioning / Optimization (5) (FLW-8000)
Information: Time: 2025-11-27 01:33:21 / Session:  00:36:40 / Command:  00:35:50 / CPU:  01:53:22 / Memory: 15059 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Optimization (5) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2025-11-27 01:33:21 / Session:  00:36:40 / Command:  00:35:50 / CPU:  01:53:22 / Memory: 15059 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Optimization (5) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2025-11-27 01:33:25 / Session:  00:36:43 / Command:  00:35:54 / CPU:  01:53:25 / Memory: 15059 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Optimization (5) (FLW-8001)
Information: Time: 2025-11-27 01:33:25 / Session:  00:36:43 / Command:  00:35:54 / CPU:  01:53:25 / Memory: 15059 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Auto-Floorplan (2) (FLW-8000)
Information: Time: 2025-11-27 01:33:25 / Session:  00:36:43 / Command:  00:35:54 / CPU:  01:53:25 / Memory: 15059 MB (FLW-8100)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.03%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
Information: Generated core area = 1898553.250000 (AFP-2021)
Information: Generated core boundary = { {0 0} {0 1377.73} {1378.03 1377.73} {1378.03 0} } (AFP-2022)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Load DB...
CPU Time for load db: 00:00:00.57u 00:00:00.00s 00:00:00.57e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
CPU Time for Leaf Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 223
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.21u 00:00:00.00s 00:00:00.21e: 
Number of PG ports on blocks: 0
Number of pins created: 223
CPU Time for Pin Creation: 00:00:00.27u 00:00:00.00s 00:00:00.27e: 
Total Pin Placement CPU Time: 00:00:01.14u 00:00:00.00s 00:00:01.14e: 
Information: Result of rtl_opt / conditioning / Auto-Floorplan (2) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core  auto-floorplan    1.89855e+06   { {0 0} {0 1377.73} {1378.03 1377.73} {1378.03 0} }
die   auto-floorplan    1.89855e+06   { {0 0} {0 1377.73} {1378.03 1377.73} {1378.03 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  223               223               223                 0
-------------------------------------------------------------------------------
Information: Ending   rtl_opt / conditioning / Auto-Floorplan (2) (FLW-8001)
Information: Time: 2025-11-27 01:33:31 / Session:  00:36:49 / Command:  00:36:00 / CPU:  01:53:31 / Memory: 15059 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Secondary PG connections (FLW-8000)
Information: Time: 2025-11-27 01:33:31 / Session:  00:36:49 / Command:  00:36:00 / CPU:  01:53:31 / Memory: 15059 MB (FLW-8100)
Information: Secondary PG:  Secondary PG connections skipped because it is not a UPF design (FLW-1247)
Information: Ending   rtl_opt / conditioning / Secondary PG connections (FLW-8001)
Information: Time: 2025-11-27 01:33:31 / Session:  00:36:49 / Command:  00:36:00 / CPU:  01:53:31 / Memory: 15059 MB (FLW-8100)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -    1329570.88           -      694862              0.61     15059
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func@Cmin'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func@Cmax'. (OPT-909)
Information: Ending   rtl_opt / conditioning (FLW-8001)
Information: Time: 2025-11-27 01:33:52 / Session:  00:37:10 / Command:  00:36:21 / CPU:  01:53:55 / Memory: 15059 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / estimation (FLW-8000)
Information: Time: 2025-11-27 01:33:52 / Session:  00:37:10 / Command:  00:36:21 / CPU:  01:53:55 / Memory: 15059 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Timer using 8 threads
Information: The stitching and editing of coupling caps is turned OFF for design 'LIB:system_top_with_cpu.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (13780320 13777280)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Starting rtl_opt / estimation / Load Design (FLW-8000)
Information: Time: 2025-11-27 01:35:07 / Session:  00:38:25 / Command:  00:37:36 / CPU:  01:58:12 / Memory: 15059 MB (FLW-8100)
 Information: Populating compatible release data
Information: Populating data from multiAnalyze json.
Information: Running as single analyze flow.
Warning: DFT IP not instantiated successfully (DFT-2193)
Information: Starting rtl_opt / estimation / Load Design / Incremental Auto-Floorplan (FLW-8000)
Information: Time: 2025-11-27 01:35:07 / Session:  00:38:26 / Command:  00:37:36 / CPU:  01:58:12 / Memory: 15059 MB (FLW-8100)
Information: Ending   rtl_opt / estimation / Load Design / Incremental Auto-Floorplan (FLW-8001)
Information: Time: 2025-11-27 01:35:07 / Session:  00:38:26 / Command:  00:37:36 / CPU:  01:58:12 / Memory: 15059 MB (FLW-8100)
Information: Ending   rtl_opt / estimation / Load Design (FLW-8001)
Information: Time: 2025-11-27 01:35:07 / Session:  00:38:26 / Command:  00:37:36 / CPU:  01:58:12 / Memory: 15059 MB (FLW-8100)
Information: Starting rtl_opt / estimation / pre-placement setup (FLW-8000)
Information: Time: 2025-11-27 01:35:07 / Session:  00:38:26 / Command:  00:37:36 / CPU:  01:58:12 / Memory: 15059 MB (FLW-8100)
Information: Ending   rtl_opt / estimation / pre-placement setup (FLW-8001)
Information: Time: 2025-11-27 01:35:28 / Session:  00:38:46 / Command:  00:37:56 / CPU:  01:58:32 / Memory: 15059 MB (FLW-8100)
Information: Starting rtl_opt / estimation / Initial Placement (FLW-8000)
Information: Time: 2025-11-27 01:35:28 / Session:  00:38:46 / Command:  00:37:56 / CPU:  01:58:32 / Memory: 15059 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func@Cmax timingCorner Cmax.  Using corner Cmax for worst leakage corner. (OPT-078)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Nominal = 0.0154663  Design MT = inf  Target = 0.1237300  MaxRC = 0.124260 Fast Target = 0.053908 (OPT-081)
nplLib: default vr hor dist = 1169
nplLib: default vr ver dist = 1169
nplLib: default vr buf size = 1
nplLib: default vr buf size = 2
Placer using max_unbuffered_distance = 1168.94
Info: embedded eLpp will optimize for scenario func@Cmax
Info: embedded eLpp will optimize for scenario func@Cmin
Information: Activity propagation will be performed for scenario func@Cmin.
Information: Doing activity propagation for mode 'func' and corner 'Cmin' with effort level 'superlow'. (POW-024)
Information: Timer-derived activity data is cached on scenario func@Cmin (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 2 ****
Information: Propagated activity on scenario func@Cmax identical to that on func@Cmin (POW-006)
Information: Timer-derived activity data is cached on scenario func@Cmax (POW-052)
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Start transferring placement data.
Warning: a large fraction of the nets have zero toggle rate (53.2842%)
****** eLpp estimated wire length 
0.606555% of the net wire length are clock nets
27.8233% of the clock net wire length has no activity
Clock net wire length: 1.33118e+08
Total net wire length: 2.19466e+10
****** eLpp weights (no caps) (no lengths)
Number of nets: 707397, of which 704180 non-clock nets
Number of nets with 0 toggle rate: 376931 (53.2842%)
Max toggle rate = 0.2, average toggle rate = 0.00322642
Max non-clock toggle rate = 0.0534668
eLpp weight range = (0, 61.9882)
*** 1752 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 707397
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.677649, 6.87647)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates            0         0.2  0.00322837  0.00578385     3.93719
      Power Weights            0     61.9882      1.0006     1.79265     3.93719
     Timing Weights     0.752943     2.25883           1    0.543978     1.82063
      Final Weights     0.677649     6.87647     1.00006    0.476995     1.51664
Information: Automatic repeater spreading is enabled.
Warning: all hierarchy boundaries are restricted! This is expected to reduce CDR's QoR; please disable these restrictions for additional QoR gain
Warning: hierarchy boundary restrictions detected! This is expected to reduce CDR's QoR; please disable these restrictions for additional QoR gain
Restructuring in 941 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 6% done.
coarse place 13% done.
coarse place 19% done.
coarse place 25% done.
coarse place 31% done.
coarse place 38% done.
coarse place 44% done.
Warning: a large fraction of the nets have zero toggle rate (53.2848%)
coarse place 50% done.
Warning: a large fraction of the nets have zero toggle rate (53.2845%)
coarse place 56% done.
Warning: a large fraction of the nets have zero toggle rate (53.2846%)
coarse place 63% done.
Warning: a large fraction of the nets have zero toggle rate (53.2849%)
coarse place 69% done.
Warning: a large fraction of the nets have zero toggle rate (53.2849%)
coarse place 75% done.
Warning: a large fraction of the nets have zero toggle rate (53.2849%)
coarse place 81% done.
Warning: a large fraction of the nets have zero toggle rate (53.2848%)
coarse place 88% done.
Warning: a large fraction of the nets have zero toggle rate (53.2848%)
coarse place 94% done.
Warning: a large fraction of the nets have zero toggle rate (53.2851%)
coarse place 100% done.
Information: Coarse placer wire length estimate = 7.0013e+06
Information: Coarse placer active wire length estimate = 18952.7
Information: Coarse placer weighted wire length estimate = 6.36375e+06
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func@Cmax'. (OPT-909)
----------------------------------------------------------------
Non-default App Option report
All App Options have their default value.
Information: Ending   rtl_opt / estimation / Initial Placement (FLW-8001)
Information: Time: 2025-11-27 01:43:55 / Session:  00:47:13 / Command:  00:46:24 / CPU:  02:22:46 / Memory: 15059 MB (FLW-8100)
Information: Placing unplaced pins (AFP-1007)
Load DB...
CPU Time for load db: 00:00:00.87u 00:00:00.00s 00:00:00.87e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
CPU Time for Leaf Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
NEX(Warning): extract.rc_techfile_for_diode_mode_26_thickness not set, will igonre it
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
system_top_with_cpu    M2      MRDL    MRDL     Not allowed

Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Warning: Cell C211864/A254533 is placed overlapping with other cells at {{26.956 5.527} {28.020 7.199}}. (ZRT-763)
Warning: Cell C211864/A254502 is placed overlapping with other cells at {{85.205 1.568} {86.269 3.240}}. (ZRT-763)
Warning: Cell C210832/A290182 is placed overlapping with other cells at {{165.551 1.656} {166.615 3.328}}. (ZRT-763)
Warning: Cell C214665/A173375 is placed overlapping with other cells at {{238.762 3.108} {239.826 4.780}}. (ZRT-763)
Warning: Cell C213051/A266261 is placed overlapping with other cells at {{322.058 6.590} {323.122 8.262}}. (ZRT-763)
Warning: Cell C213856/A293533 is placed overlapping with other cells at {{397.655 1.029} {398.719 2.701}}. (ZRT-763)
Warning: Cell C213863/A293725 is placed overlapping with other cells at {{482.203 0.001} {483.267 1.673}}. (ZRT-763)
Warning: Cell C217100/A141030 is placed overlapping with other cells at {{561.836 3.024} {562.900 4.696}}. (ZRT-763)
Warning: Cell C217114/A141149 is placed overlapping with other cells at {{643.366 4.744} {644.430 6.416}}. (ZRT-763)
Warning: Cell C217187/A141926 is placed overlapping with other cells at {{717.520 3.026} {718.584 4.699}}. (ZRT-763)
Warning: Cell C216706/A147017 is placed overlapping with other cells at {{800.080 6.044} {801.144 7.716}}. (ZRT-763)
Warning: Cell C216717/A147113 is placed overlapping with other cells at {{879.221 5.302} {880.285 6.974}}. (ZRT-763)
Warning: Cell C218560/A162408 is placed overlapping with other cells at {{957.454 4.515} {958.518 6.187}}. (ZRT-763)
Warning: Cell C216907/A152190 is placed overlapping with other cells at {{1042.524 1.571} {1043.588 3.243}}. (ZRT-763)
Warning: Cell C217675/A159464 is placed overlapping with other cells at {{1119.130 6.164} {1120.194 7.836}}. (ZRT-763)
Warning: Cell C216264/A189061 is placed overlapping with other cells at {{1200.038 2.777} {1201.102 4.449}}. (ZRT-763)
Warning: Cell C211880/A255439 is placed overlapping with other cells at {{5.088 78.960} {6.152 80.632}}. (ZRT-763)
Warning: Cell C211968/A254095 is placed overlapping with other cells at {{77.687 78.138} {78.751 79.810}}. (ZRT-763)
Warning: Cell C211936/A253651 is placed overlapping with other cells at {{158.514 79.102} {159.578 80.774}}. (ZRT-763)
Warning: Cell C207007/A309702 is placed overlapping with other cells at {{241.636 79.407} {242.700 81.079}}. (ZRT-763)
Warning: Cell C207021/A309525 is placed overlapping with other cells at {{325.329 84.522} {326.393 86.194}}. (ZRT-763)
Warning: Cell C207000/A309803 is placed overlapping with other cells at {{410.389 79.511} {411.453 81.183}}. (ZRT-763)
Warning: Cell C213117/A319330 is placed overlapping with other cells at {{480.011 82.552} {481.075 84.225}}. (ZRT-763)
Warning: Cell C217100/A141076 is placed overlapping with other cells at {{565.859 81.114} {566.923 82.786}}. (ZRT-763)
Warning: Cell C217114/A141199 is placed overlapping with other cells at {{640.851 79.681} {641.915 81.353}}. (ZRT-763)
Warning: Cell C217187/A141967 is placed overlapping with other cells at {{722.677 79.106} {723.741 80.779}}. (ZRT-763)
Warning: Cell C216165/A189682 is placed overlapping with other cells at {{805.983 79.302} {807.047 80.974}}. (ZRT-763)
Warning: Cell C216161/A189552 is placed overlapping with other cells at {{877.547 79.190} {878.611 80.862}}. (ZRT-763)
Warning: Cell C216961/A152755 is placed overlapping with other cells at {{957.834 83.078} {958.898 84.750}}. (ZRT-763)
Warning: Cell C216961/A152771 is placed overlapping with other cells at {{1038.344 79.824} {1039.408 81.496}}. (ZRT-763)
Warning: Cell C216270/A190150 is placed overlapping with other cells at {{1120.990 78.945} {1122.054 80.617}}. (ZRT-763)
Warning: Cell C216210/A188366 is placed overlapping with other cells at {{1204.668 79.829} {1205.732 81.502}}. (ZRT-763)
Warning: Cell C211224/A283957 is placed overlapping with other cells at {{2.488 160.260} {3.552 161.932}}. (ZRT-763)
Warning: Cell C211976/A254184 is placed overlapping with other cells at {{91.740 160.765} {92.804 162.437}}. (ZRT-763)
Warning: Cell C208350/A270584 is placed overlapping with other cells at {{158.544 164.497} {159.609 166.169}}. (ZRT-763)
Warning: Cell C214156/A310944 is placed overlapping with other cells at {{242.225 158.144} {243.289 159.816}}. (ZRT-763)
Warning: Cell C206965/A310306 is placed overlapping with other cells at {{320.630 159.142} {321.694 160.814}}. (ZRT-763)
Warning: Cell C215181/A177685 is placed overlapping with other cells at {{466.431 164.386} {467.495 166.058}}. (ZRT-763)
Warning: Cell C214195/A307591 is placed overlapping with other cells at {{478.016 160.699} {479.080 162.371}}. (ZRT-763)
Warning: Cell C216275/A193046 is placed overlapping with other cells at {{564.888 176.795} {565.952 178.467}}. (ZRT-763)
Warning: Cell C217108/A141117 is placed overlapping with other cells at {{664.761 159.017} {665.825 160.689}}. (ZRT-763)
Warning: Cell C216205/A190933 is placed overlapping with other cells at {{721.182 158.917} {722.246 160.589}}. (ZRT-763)
Warning: Cell C216168/A189726 is placed overlapping with other cells at {{848.867 165.419} {849.930 167.091}}. (ZRT-763)
Warning: Cell C217541/A161156 is placed overlapping with other cells at {{878.130 157.253} {879.194 158.924}}. (ZRT-763)
Warning: Cell C218999/A142527 is placed overlapping with other cells at {{984.557 161.736} {985.622 163.408}}. (ZRT-763)
Warning: Cell C216346/A191580 is placed overlapping with other cells at {{1042.966 160.683} {1044.030 162.355}}. (ZRT-763)
Warning: Cell C216270/A190133 is placed overlapping with other cells at {{1125.637 163.442} {1126.701 165.114}}. (ZRT-763)
Warning: Cell C216352/A191712 is placed overlapping with other cells at {{1202.801 159.645} {1203.865 161.317}}. (ZRT-763)
Warning: Cell C211432/A286998 is placed overlapping with other cells at {{3.288 239.606} {4.352 241.278}}. (ZRT-763)
Warning: Cell C209318/A292965 is placed overlapping with other cells at {{83.488 242.301} {84.552 243.973}}. (ZRT-763)
Warning: Cell C214310/A307114 is placed overlapping with other cells at {{222.180 238.323} {223.243 239.995}}. (ZRT-763)
Warning: Cell C214310/A307164 is placed overlapping with other cells at {{241.607 239.225} {242.671 240.897}}. (ZRT-763)
Warning: Cell C206391/A305718 is placed overlapping with other cells at {{337.290 243.558} {338.354 245.230}}. (ZRT-763)
Warning: Cell C213422/A316136 is placed overlapping with other cells at {{443.470 239.722} {444.534 241.394}}. (ZRT-763)
Warning: Cell C213472/A316618 is placed overlapping with other cells at {{477.482 244.454} {478.546 246.126}}. (ZRT-763)
Warning: Cell C217144/A140646 is placed overlapping with other cells at {{562.450 241.631} {563.514 243.303}}. (ZRT-763)
Warning: Cell C218875/A143545 is placed overlapping with other cells at {{644.928 240.007} {645.992 241.679}}. (ZRT-763)
Warning: Cell C220538/A247669 is placed overlapping with other cells at {{722.435 239.471} {723.499 241.143}}. (ZRT-763)
Warning: Cell C216172/A189884 is placed overlapping with other cells at {{803.654 238.978} {804.718 240.650}}. (ZRT-763)
Warning: Cell C220250/A224221 is placed overlapping with other cells at {{883.549 239.799} {884.613 241.471}}. (ZRT-763)
Warning: Cell C219106/A233405 is placed overlapping with other cells at {{1001.386 238.343} {1002.450 240.015}}. (ZRT-763)
Warning: Cell C216346/A191545 is placed overlapping with other cells at {{1046.754 241.795} {1047.818 243.467}}. (ZRT-763)
Warning: Cell C216359/A191960 is placed overlapping with other cells at {{1120.788 240.418} {1121.852 242.090}}. (ZRT-763)
Warning: Cell C216386/A192781 is placed overlapping with other cells at {{1197.681 242.906} {1198.745 244.578}}. (ZRT-763)
Warning: Cell C212104/A256070 is placed overlapping with other cells at {{3.841 321.882} {4.905 323.554}}. (ZRT-763)
Warning: Cell C208398/A269748 is placed overlapping with other cells at {{79.566 317.952} {80.631 319.624}}. (ZRT-763)
Warning: Cell C208366/A269717 is placed overlapping with other cells at {{158.449 320.542} {159.513 322.214}}. (ZRT-763)
Warning: Cell C207301/A295557 is placed overlapping with other cells at {{256.639 323.479} {257.703 325.151}}. (ZRT-763)
Warning: Cell C206454/A308025 is placed overlapping with other cells at {{323.520 320.992} {324.584 322.664}}. (ZRT-763)
Warning: Cell C213935/A298102 is placed overlapping with other cells at {{417.851 326.614} {418.915 328.286}}. (ZRT-763)
Warning: Cell C214082/A309221 is placed overlapping with other cells at {{481.099 318.259} {482.163 319.931}}. (ZRT-763)
Warning: Cell C214919/A179151 is placed overlapping with other cells at {{563.465 324.401} {564.529 326.073}}. (ZRT-763)
Warning: Cell C220542/A248677 is placed overlapping with other cells at {{643.214 322.180} {644.278 323.852}}. (ZRT-763)
Warning: Cell C220286/A225323 is placed overlapping with other cells at {{718.336 320.401} {719.401 322.073}}. (ZRT-763)
Warning: Cell C220258/A224501 is placed overlapping with other cells at {{816.933 318.664} {817.997 320.336}}. (ZRT-763)
Warning: Cell C222450/A199304 is placed overlapping with other cells at {{879.711 323.993} {880.775 325.665}}. (ZRT-763)
Warning: Cell C219006/A142437 is placed overlapping with other cells at {{963.952 318.186} {965.016 319.858}}. (ZRT-763)
Warning: Cell C217405/A144259 is placed overlapping with other cells at {{1042.155 319.989} {1043.219 321.661}}. (ZRT-763)
Warning: Cell C219037/A151515 is placed overlapping with other cells at {{1124.469 316.633} {1125.533 318.305}}. (ZRT-763)
Warning: Cell C216373/A192376 is placed overlapping with other cells at {{1197.690 326.383} {1198.754 328.055}}. (ZRT-763)
Warning: Cell C209110/A284178 is placed overlapping with other cells at {{6.871 402.046} {7.935 403.717}}. (ZRT-763)
Warning: Cell C211160/A285617 is placed overlapping with other cells at {{86.167 404.565} {87.231 406.237}}. (ZRT-763)
Warning: Cell C209150/A284112 is placed overlapping with other cells at {{161.287 400.935} {162.351 402.607}}. (ZRT-763)
Warning: Cell C207231/A293509 is placed overlapping with other cells at {{261.818 399.621} {262.882 401.293}}. (ZRT-763)
Warning: Cell C207189/A295448 is placed overlapping with other cells at {{336.543 405.393} {337.607 407.065}}. (ZRT-763)
Warning: Cell C208064/A263949 is placed overlapping with other cells at {{400.779 405.124} {401.843 406.796}}. (ZRT-763)
Warning: Cell C214074/A309061 is placed overlapping with other cells at {{506.777 401.675} {507.841 403.347}}. (ZRT-763)
Warning: Cell C215019/A179949 is placed overlapping with other cells at {{566.618 401.678} {567.682 403.350}}. (ZRT-763)
Warning: Cell C223844/A210781 is placed overlapping with other cells at {{652.841 403.946} {653.905 405.618}}. (ZRT-763)
Warning: Cell C220311/A229801 is placed overlapping with other cells at {{724.415 399.042} {725.479 400.714}}. (ZRT-763)
Warning: Cell C220573/A252431 is placed overlapping with other cells at {{804.182 399.449} {805.246 401.121}}. (ZRT-763)
Warning: Cell C220573/A252386 is placed overlapping with other cells at {{878.145 402.072} {879.209 403.744}}. (ZRT-763)
Warning: Cell C223797/A210399 is placed overlapping with other cells at {{1012.951 402.566} {1014.015 404.238}}. (ZRT-763)
Warning: Cell C221006/A242942 is placed overlapping with other cells at {{1038.599 400.789} {1039.663 402.461}}. (ZRT-763)
Warning: Cell C223674/A209430 is placed overlapping with other cells at {{1118.824 401.797} {1119.888 403.469}}. (ZRT-763)
Warning: Cell C220340/A230687 is placed overlapping with other cells at {{1203.504 400.383} {1204.568 402.055}}. (ZRT-763)
Warning: Cell C209518/A290321 is placed overlapping with other cells at {{3.820 478.374} {4.884 480.046}}. (ZRT-763)
Warning: Cell C209614/A276446 is placed overlapping with other cells at {{79.762 478.939} {80.826 480.611}}. (ZRT-763)
Warning: Cell C209510/A289790 is placed overlapping with other cells at {{160.051 479.882} {161.115 481.554}}. (ZRT-763)
Warning: Cell C207693/A313118 is placed overlapping with other cells at {{244.456 479.833} {245.520 481.505}}. (ZRT-763)
Warning: Cell C207693/A313136 is placed overlapping with other cells at {{319.146 478.702} {320.210 480.374}}. (ZRT-763)
Warning: Cell C206762/A311064 is placed overlapping with other cells at {{447.199 491.149} {448.263 492.821}}. (ZRT-763)
Warning: Cell C214973/A179594 is placed overlapping with other cells at {{482.951 478.266} {484.015 479.938}}. (ZRT-763)
Warning: Cell C214039/A310512 is placed overlapping with other cells at {{563.899 479.219} {564.963 480.891}}. (ZRT-763)
Warning: Cell C222031/A195055 is placed overlapping with other cells at {{641.534 479.055} {642.598 480.727}}. (ZRT-763)
Warning: Cell C222036/A195130 is placed overlapping with other cells at {{744.800 481.934} {745.864 483.605}}. (ZRT-763)
Warning: Cell C222927/A217909 is placed overlapping with other cells at {{805.138 482.576} {806.202 484.248}}. (ZRT-763)
Warning: Cell C223143/A223354 is placed overlapping with other cells at {{882.433 476.648} {883.497 478.320}}. (ZRT-763)
Warning: Cell C223751/A210021 is placed overlapping with other cells at {{962.329 480.202} {963.393 481.874}}. (ZRT-763)
Warning: Cell C220994/A242817 is placed overlapping with other cells at {{1042.766 477.945} {1043.830 479.617}}. (ZRT-763)
Warning: Cell C221041/A243333 is placed overlapping with other cells at {{1122.355 479.397} {1123.420 481.069}}. (ZRT-763)
Warning: Cell C211712/A263178 is placed overlapping with other cells at {{2.925 562.508} {3.989 564.180}}. (ZRT-763)
Warning: Cell C209470/A290917 is placed overlapping with other cells at {{79.743 564.908} {80.807 566.580}}. (ZRT-763)
Warning: Cell C209446/A288753 is placed overlapping with other cells at {{158.031 559.719} {159.095 561.391}}. (ZRT-763)
Warning: Cell C206643/A305505 is placed overlapping with other cells at {{242.704 558.525} {243.768 560.197}}. (ZRT-763)
Warning: Cell C213673/A298613 is placed overlapping with other cells at {{319.277 566.318} {320.341 567.990}}. (ZRT-763)
Warning: Cell C207630/A300338 is placed overlapping with other cells at {{404.334 558.470} {405.398 560.142}}. (ZRT-763)
Warning: Cell C213594/A320465 is placed overlapping with other cells at {{483.689 561.452} {484.753 563.124}}. (ZRT-763)
Warning: Cell C213569/A320293 is placed overlapping with other cells at {{558.331 563.778} {559.395 565.450}}. (ZRT-763)
Warning: Cell C220391/A228626 is placed overlapping with other cells at {{651.373 559.451} {652.437 561.123}}. (ZRT-763)
Warning: Cell C222147/A196308 is placed overlapping with other cells at {{723.558 565.794} {724.622 567.466}}. (ZRT-763)
Warning: Cell C222050/A195238 is placed overlapping with other cells at {{802.450 557.415} {803.514 559.087}}. (ZRT-763)
Warning: Cell C221426/A203470 is placed overlapping with other cells at {{883.873 563.948} {884.937 565.620}}. (ZRT-763)
Warning: Cell C221468/A204782 is placed overlapping with other cells at {{962.084 560.138} {963.148 561.810}}. (ZRT-763)
Warning: Cell C221482/A207656 is placed overlapping with other cells at {{1045.886 562.817} {1046.950 564.489}}. (ZRT-763)
Warning: Cell C209446/A288748 is placed overlapping with other cells at {{125.215 639.924} {126.279 641.596}}. (ZRT-763)
Warning: Cell C213563/A314649 is placed overlapping with other cells at {{308.291 640.714} {309.355 642.386}}. (ZRT-763)
Warning: Cell C213586/A319642 is placed overlapping with other cells at {{328.422 642.292} {329.486 643.964}}. (ZRT-763)
Warning: Cell C212770/A271850 is placed overlapping with other cells at {{398.659 640.869} {399.723 642.541}}. (ZRT-763)
Warning: Cell C214580/A176343 is placed overlapping with other cells at {{515.290 640.481} {516.354 642.153}}. (ZRT-763)
Warning: Cell C220460/A248959 is placed overlapping with other cells at {{895.402 638.385} {896.466 640.057}}. (ZRT-763)
Warning: Cell C220483/A246012 is placed overlapping with other cells at {{963.420 640.901} {964.484 642.573}}. (ZRT-763)
Warning: Cell C220466/A249165 is placed overlapping with other cells at {{1043.800 642.947} {1044.864 644.619}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].nb_inst/neuron_cores[0].neuron_inst/ctmi_798 is placed overlapping with other cells at {{1220.520 657.355} {1221.128 659.027}}. (ZRT-763)
Warning: Cell C216136/A140346 is placed overlapping with other cells at {{1094.026 748.107} {1095.090 749.779}}. (ZRT-763)
Warning: Cell C216136/A140350 is placed overlapping with other cells at {{1077.449 802.304} {1078.513 803.976}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].nb_inst/neuron_cores[1].neuron_inst/ctmi_798 is placed overlapping with other cells at {{1263.513 866.997} {1264.121 868.669}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].router_inst/west_input/vc_south/ctmi_235 is placed overlapping with other cells at {{360.484 927.816} {361.092 929.488}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].router_inst/local_input/vc_south/ctmi_234 is placed overlapping with other cells at {{78.830 1012.182} {79.438 1013.854}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].router_inst/local_output/vc_east/ctmi_233 is placed overlapping with other cells at {{183.614 1024.077} {184.222 1025.749}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].router_inst/north_input/vc_south/ctmi_236 is placed overlapping with other cells at {{317.315 969.005} {317.923 970.677}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].router_inst/south_output/vc_north/ctmi_233 is placed overlapping with other cells at {{324.587 987.380} {325.195 989.052}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].router_inst/local_input/vc_local/pkt_count_reg[1] is placed overlapping with other cells at {{551.311 1011.055} {554.655 1012.727}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].ni_inst/axi_rdata_reg[21] is placed overlapping with other cells at {{736.304 980.674} {739.648 982.346}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].router_inst/south_output/vc_west/ctmi_233 is placed overlapping with other cells at {{64.835 1064.996} {65.443 1066.668}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].router_inst/south_output/vc_east/ctmi_233 is placed overlapping with other cells at {{100.381 1073.224} {100.989 1074.896}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].router_inst/north_output/vc_local/ctmi_233 is placed overlapping with other cells at {{213.104 1092.829} {213.712 1094.501}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].router_inst/west_input/vc_north/ctmi_233 is placed overlapping with other cells at {{238.521 1058.400} {239.129 1060.072}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].router_inst/east_output/vc_local/ctmi_236 is placed overlapping with other cells at {{412.345 1076.212} {412.953 1077.884}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].router_inst/west_output/vc_local/clock_gate_pkt_count_reg is placed overlapping with other cells at {{533.277 1094.291} {535.709 1095.963}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].router_inst/west_input/vc_local/ctmi_235 is placed overlapping with other cells at {{634.775 1070.830} {635.383 1072.502}}. (ZRT-763)
Warning: Cell C224360/A140380 is placed overlapping with other cells at {{1080.528 1107.678} {1081.592 1109.350}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].router_inst/west_input/vc_west/ctmi_236 is placed overlapping with other cells at {{66.961 1178.549} {67.568 1180.221}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].router_inst/east_output/vc_east/pkt_count_reg[3] is placed overlapping with other cells at {{116.280 1124.826} {119.624 1126.498}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].router_inst/north_input/vc_local/ctmi_235 is placed overlapping with other cells at {{261.931 1122.221} {262.539 1123.893}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].router_inst/north_input/vc_north/ctmi_233 is placed overlapping with other cells at {{330.759 1176.348} {331.367 1178.020}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].router_inst/north_input/vc_east/ctmi_235 is placed overlapping with other cells at {{428.213 1181.083} {428.821 1182.755}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].router_inst/west_input/vc_west/ctmi_233 is placed overlapping with other cells at {{608.256 1159.556} {608.864 1161.228}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].router_inst/local_output/vc_west/ctmi_233 is placed overlapping with other cells at {{688.391 1160.625} {688.999 1162.297}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].router_inst/local_output/vc_east/ctmi_234 is placed overlapping with other cells at {{758.093 1145.651} {758.701 1147.323}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].router_inst/west_output/vc_north/ctmi_234 is placed overlapping with other cells at {{119.473 1211.399} {120.081 1213.071}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].router_inst/west_input/vc_east/ctmi_233 is placed overlapping with other cells at {{232.717 1243.298} {233.325 1244.970}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].router_inst/west_input/vc_north/pkt_count_reg[2] is placed overlapping with other cells at {{274.980 1239.305} {278.324 1240.977}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].router_inst/west_input/vc_local/ctmi_236 is placed overlapping with other cells at {{325.185 1201.980} {325.793 1203.652}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].router_inst/south_input/vc_local/ctmi_233 is placed overlapping with other cells at {{446.996 1240.478} {447.604 1242.150}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].router_inst/west_output/vc_north/ctmi_233 is placed overlapping with other cells at {{525.301 1226.637} {525.909 1228.309}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].router_inst/local_input/vc_south/ctmi_233 is placed overlapping with other cells at {{684.892 1208.567} {685.500 1210.239}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].router_inst/local_input/vc_east/ctmi_234 is placed overlapping with other cells at {{774.766 1213.234} {775.373 1214.906}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].nb_inst/neuron_cores[3].neuron_inst/ctmi_799 is placed overlapping with other cells at {{1152.988 1231.855} {1153.596 1233.527}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].nb_inst/neuron_cores[1].neuron_inst/ctmi_798 is placed overlapping with other cells at {{1268.064 1240.774} {1268.672 1242.446}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].router_inst/west_output/vc_north/ctmi_233 is placed overlapping with other cells at {{149.156 1309.525} {149.764 1311.197}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].router_inst/east_output/vc_east/ctmi_233 is placed overlapping with other cells at {{206.053 1301.063} {206.661 1302.735}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].router_inst/south_output/vc_south/ctmi_236 is placed overlapping with other cells at {{308.637 1351.340} {309.245 1353.012}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].router_inst/east_input/vc_north/ctmi_235 is placed overlapping with other cells at {{388.166 1278.516} {388.774 1280.188}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].router_inst/south_input/vc_north/ctmi_235 is placed overlapping with other cells at {{547.141 1298.582} {547.749 1300.254}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].router_inst/north_output/vc_west/ctmi_234 is placed overlapping with other cells at {{564.881 1281.535} {565.489 1283.207}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].router_inst/south_output/vc_local/ctmi_233 is placed overlapping with other cells at {{688.566 1286.874} {689.174 1288.546}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].router_inst/east_output/vc_east/ctmi_234 is placed overlapping with other cells at {{783.883 1323.108} {784.491 1324.780}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].router_inst/south_input/vc_north/ctmi_233 is placed overlapping with other cells at {{379.835 1357.838} {380.443 1359.510}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  149  Alloctr  151  Proc 18504 
Printing options for 'route.common.*'
common.clock_topology                                   :	 normal              
common.single_connection_to_pins                        :	 off                 

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.deterministic                                    :	 on                  

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67um,-1.67um,1379.70um,1379.40um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used  156  Alloctr  158  Proc 18504 
Net statistics:
Total number of nets to route for block pin placement     = 155
Number of interface nets to route for block pin placement = 155
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   21  Alloctr   21  Proc    0 
[End of Build All Nets] Total (MB): Used  177  Alloctr  180  Proc 18504 
Net length statistics: 
Net Count(Ignore Fully Rted) 394, Total Half Perimeter Wire Length (HPWL) 346344 microns
HPWL   0 ~   50 microns: Net Count       85	Total HPWL          278 microns
HPWL  50 ~  100 microns: Net Count        7	Total HPWL          550 microns
HPWL 100 ~  200 microns: Net Count       32	Total HPWL         4815 microns
HPWL 200 ~  300 microns: Net Count       10	Total HPWL         2463 microns
HPWL 300 ~  400 microns: Net Count       23	Total HPWL         8526 microns
HPWL 400 ~  500 microns: Net Count       13	Total HPWL         5793 microns
HPWL 500 ~  600 microns: Net Count        1	Total HPWL          500 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count      223	Total HPWL       323418 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 105 gCells x 105 gCells
Average gCell capacity  86.52	 on layer (1)	 M1
Average gCell capacity  86.54	 on layer (2)	 M2
Average gCell capacity  43.26	 on layer (3)	 M3
Average gCell capacity  43.27	 on layer (4)	 M4
Average gCell capacity  21.63	 on layer (5)	 M5
Average gCell capacity  21.63	 on layer (6)	 M6
Average gCell capacity  10.80	 on layer (7)	 M7
Average gCell capacity  10.81	 on layer (8)	 M8
Average gCell capacity  5.40	 on layer (9)	 M9
Average gCell capacity  2.69	 on layer (10)	 MRDL
Average number of tracks per gCell 86.54	 on layer (1)	 M1
Average number of tracks per gCell 86.56	 on layer (2)	 M2
Average number of tracks per gCell 43.29	 on layer (3)	 M3
Average number of tracks per gCell 43.30	 on layer (4)	 M4
Average number of tracks per gCell 21.65	 on layer (5)	 M5
Average number of tracks per gCell 21.66	 on layer (6)	 M6
Average number of tracks per gCell 10.84	 on layer (7)	 M7
Average number of tracks per gCell 10.84	 on layer (8)	 M8
Average number of tracks per gCell 5.43	 on layer (9)	 M9
Average number of tracks per gCell 2.71	 on layer (10)	 MRDL
Number of gCells = 110250
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used  179  Alloctr  181  Proc 18504 
Number of partitions: 1 (1 x 1)
Size of partitions: 105 gCells x 105 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  179  Alloctr  181  Proc 18504 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   26  Alloctr   26  Proc    0 
[End of Build Data] Total (MB): Used  179  Alloctr  181  Proc 18504 
Number of partitions: 1 (1 x 1)
Size of partitions: 105 gCells x 105 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  191  Alloctr  193  Proc 18504 
Information: Using 8 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~862.0000um (64 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 105 gCells x 105 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  191  Alloctr  193  Proc 18504 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 23470.76
Initial. Layer M1 wire length = 148.40
Initial. Layer M2 wire length = 14385.49
Initial. Layer M3 wire length = 8119.66
Initial. Layer M4 wire length = 376.17
Initial. Layer M5 wire length = 82.46
Initial. Layer M6 wire length = 358.58
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 237
Initial. Via VIA12SQ_C count = 151
Initial. Via VIA23SQ_C count = 66
Initial. Via VIA34SQ_C count = 9
Initial. Via VIA45SQ_C count = 6
Initial. Via VIA56SQ_C count = 5
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used   38  Alloctr   38  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  191  Alloctr  193  Proc 18504 
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used   35  Alloctr   35  Proc    0 
[End of Global Routing] Total (MB): Used  188  Alloctr  191  Proc 18504 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used  158  Alloctr  160  Proc 18504 
CPU Time for Global Route: 00:00:21.66u 00:00:00.01s 00:00:20.35e: 
Number of block ports: 223
Number of block pin locations assigned from router: 151
CPU Time for Pin Preparation: 00:00:00.20u 00:00:00.00s 00:00:00.20e: 
Number of PG ports on blocks: 0
Number of pins created: 223
CPU Time for Pin Creation: 00:00:00.53u 00:00:00.00s 00:00:00.53e: 
Total Pin Placement CPU Time: 00:00:23.36u 00:00:00.01s 00:00:22.06e: 
Information: Ending   rtl_opt / estimation (FLW-8001)
Information: Time: 2025-11-27 01:44:22 / Session:  00:47:40 / Command:  00:46:51 / CPU:  02:23:14 / Memory: 15059 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / estimation (FLW-8000)
Information: Time: 2025-11-27 01:44:22 / Session:  00:47:40 / Command:  00:46:51 / CPU:  02:23:14 / Memory: 15059 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / estimation / Load Design (FLW-8000)
Information: Time: 2025-11-27 01:44:23 / Session:  00:47:41 / Command:  00:46:52 / CPU:  02:23:15 / Memory: 15059 MB (FLW-8100)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func@Cmin'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func@Cmax'. (OPT-909)
Information: The stitching and editing of coupling caps is turned OFF for design 'LIB:system_top_with_cpu.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (13780320 13777280)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell NangateOpenCellLibrary:AND2_X1.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NangateOpenCellLibrary:AND2_X2.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NangateOpenCellLibrary:AND2_X4.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NangateOpenCellLibrary:AND3_X1.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NangateOpenCellLibrary:AND3_X2.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Note - message 'LGL-050' limit (5) exceeded. Remainder will be suppressed.
Total 2.2594 seconds to build cellmap data
INFO: creating 275(r) x 275(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (system_top_with_cpu): 75625
INFO: creating 275(r) x 275(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (system_top_with_cpu): 75625
Total 11.3164 seconds to load 694861 cell instances into cellmap, 694861 cells are off site row
Moveable cells: 694861; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.1444, cell height 1.6720, cell area 1.9134 for total 694861 placed and application fixed cells
Information: 263 out of 268 LGL-050 messages were not printed due to limit 5 (after 'rtl_opt' at rtla.tcl:14) (MSG-3913)
Information: Ending   rtl_opt / estimation / Load Design (FLW-8001)
Information: Time: 2025-11-27 01:44:57 / Session:  00:48:15 / Command:  00:47:26 / CPU:  02:24:15 / Memory: 15059 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'LIB:system_top_with_cpu.design'. (TIM-125)
Information: Starting rtl_opt / estimation / Global Route (FLW-8000)
Information: Time: 2025-11-27 01:45:21 / Session:  00:48:40 / Command:  00:47:50 / CPU:  02:26:50 / Memory: 15059 MB (FLW-8100)
Information: Ending   rtl_opt / estimation / Global Route (FLW-8001)
Information: Time: 2025-11-27 01:45:21 / Session:  00:48:40 / Command:  00:47:50 / CPU:  02:26:50 / Memory: 15059 MB (FLW-8100)
Information: Starting rtl_opt / estimation / Automatic Register Splitting (FLW-8000)
Information: Time: 2025-11-27 01:45:21 / Session:  00:48:40 / Command:  00:47:50 / CPU:  02:26:50 / Memory: 15059 MB (FLW-8100)
Information: Ending   rtl_opt / estimation / Automatic Register Splitting (FLW-8001)
Information: Time: 2025-11-27 01:45:22 / Session:  00:48:40 / Command:  00:47:50 / CPU:  02:26:50 / Memory: 15059 MB (FLW-8100)
Information: Starting rtl_opt / estimation / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-11-27 01:45:22 / Session:  00:48:40 / Command:  00:47:50 / CPU:  02:26:50 / Memory: 15059 MB (FLW-8100)
Warning: Skipping scan synthesis: no DFT setup has been detected. (DFT-1107)
Information: The net parasitics of block system_top_with_cpu are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'LIB:system_top_with_cpu.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Information: The net parasitics of block system_top_with_cpu are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'LIB:system_top_with_cpu.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func@Cmax'. (OPT-909)
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func@Cmax timingCorner Cmax.  Using corner Cmax for worst leakage corner. (OPT-078)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Nominal = 0.0154663  Design MT = inf  Target = 0.1237300  MaxRC = 0.124260 Fast Target = 0.053908 (OPT-081)
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Using layer M4 for buffering distances in roi (originally M4)
GRE layer bins: None, M2
Running clock data isolation flow.
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Found 4163 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 67108865 (692.082581)

Processing Buffer Trees  (ROI) ... 

    [417]  10% ...
    [834]  20% ...
    [1251]  30% ...
    [1668]  40% ...
    [2085]  50% ...
    [2502]  60% ...
    [2919]  70% ...
    [3336]  80% ...
    [3753]  90% ...
    [4163] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            0
  Inverters:            0            0
------------ ------------ ------------
      Total:            0            0
------------ ------------ ------------

Number of Drivers Sized: 1028 [24.69%]

                      P: 1028 [24.69%]
                      N: 0 [0.00%]

Information: The net parasitics of block system_top_with_cpu are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'LIB:system_top_with_cpu.design'. (TIM-125)
Found 2680 net drivers

Processing Buffer Trees  (ROI-INCR) ... 

    [268]  10% ...
    [536]  20% ...
    [804]  30% ...
    [1072]  40% ...
    [1340]  50% ...
    [1608]  60% ...
    [1876]  70% ...
    [2144]  80% ...
    [2412]  90% ...
    [2680] 100% ...
    [2680] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            0
  Inverters:            0            0
------------ ------------ ------------
      Total:            0            0
------------ ------------ ------------

Number of Drivers Sized: 2 [0.07%]

                      P: 2 [0.07%]
                      N: 0 [0.00%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 11 min : 36.29 sec ELAPSE 0 hr : 1 min : 47.91 sec
Zbuf-RUNTIME         (Min) CPU 11 min ELAPSE 1 min
ZBuf-MEM(max-mem) total 15420728 K / inuse 5865680 K
Information: Result of rtl_opt / estimation / High Fanout Synthesis (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       
-3021.462  1002    func@Cmax   gen_y[1].gen_x[1].cpu_inst/PIPE_REG_IF_ID/ID_INSTRUCTION_reg[20]/Q 
-3021.462  1002    func@Cmax   gen_y[1].gen_x[0].cpu_inst/PIPE_REG_IF_ID/ID_INSTRUCTION_reg[20]/Q 
-3021.462  1002    func@Cmax   gen_y[0].gen_x[1].cpu_inst/PIPE_REG_IF_ID/ID_INSTRUCTION_reg[20]/Q 
-3021.462  1002    func@Cmax   gen_y[0].gen_x[0].cpu_inst/PIPE_REG_IF_ID/ID_INSTRUCTION_reg[20]/Q 
-3021.462  4102    func@Cmax   gen_y[1].gen_x[1].cpu_inst/PC_reg[9]/Q                       
-3021.462  4102    func@Cmax   gen_y[1].gen_x[0].cpu_inst/PC_reg[9]/Q                       
-3021.462  4102    func@Cmax   gen_y[0].gen_x[1].cpu_inst/PC_reg[9]/Q                       
-3021.462  4102    func@Cmax   gen_y[0].gen_x[0].cpu_inst/PC_reg[9]/Q                       
-3021.462  2054    func@Cmax   gen_y[1].gen_x[1].cpu_inst/PC_reg[6]/Q                       
-3021.462  2054    func@Cmax   gen_y[1].gen_x[0].cpu_inst/PC_reg[6]/Q                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                 1654227.12  1654227.12         -      2949    1360958.88  49559744512.00      702573              0.88     15059
Information: Ending   rtl_opt / estimation / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-11-27 01:49:23 / Session:  00:52:41 / Command:  00:51:52 / CPU:  02:46:18 / Memory: 15059 MB (FLW-8100)
Information: Starting rtl_opt / estimation / Congestion/Timing Driven Placement (FLW-8000)
Information: Time: 2025-11-27 01:49:23 / Session:  00:52:41 / Command:  00:51:52 / CPU:  02:46:18 / Memory: 15059 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell NangateOpenCellLibrary:AND2_X1.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NangateOpenCellLibrary:AND2_X2.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NangateOpenCellLibrary:AND2_X4.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NangateOpenCellLibrary:AND3_X1.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NangateOpenCellLibrary:AND3_X2.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 2.2535 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 702573 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 18600 
Printing options for 'route.common.*'
common.clock_topology                                   :	 normal              
common.single_connection_to_pins                        :	 off                 

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.deterministic                                    :	 on                  
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Port  Q at {{754.047,1377.703} {754.097,1377.753}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  Q at {{769.551,1377.703} {769.601,1377.753}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  Q at {{749.183,1377.703} {749.233,1377.753}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  Q at {{757.239,1377.703} {757.289,1377.753}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  Q at {{745.991,1377.703} {746.041,1377.753}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  Q at {{772.895,1377.703} {772.945,1377.753}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  Q at {{760.431,1377.703} {760.481,1377.753}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  Q at {{676.831,1377.703} {676.881,1377.753}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  Q at {{681.391,1377.703} {681.441,1377.753}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  Q at {{688.535,1377.703} {688.585,1377.753}} is out of boundary. Cannot be routed. (ZRT-720)
Skipping 1458 ectangle_only route guides because they don't cover the design boundary in the layer's  preferred direction.
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell clock_gate_gen_y_8881 is placed overlapping with other cells at {{48.792 28.424} {51.224 30.096}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_8890 is placed overlapping with other cells at {{122.360 16.720} {124.792 18.392}}. (ZRT-763)
Warning: Cell C213769/A301185 is placed overlapping with other cells at {{208.240 15.048} {209.304 16.720}}. (ZRT-763)
Warning: Cell C213868/A293866 is placed overlapping with other cells at {{277.096 10.032} {278.160 11.704}}. (ZRT-763)
Warning: Cell C213856/A293533 is placed overlapping with other cells at {{397.632 1.672} {398.696 3.344}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_9691 is placed overlapping with other cells at {{452.960 26.752} {455.392 28.424}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].imem_array_reg[322][4] is placed overlapping with other cells at {{519.384 18.392} {522.120 20.064}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_10888 is placed overlapping with other cells at {{566.200 26.752} {568.632 28.424}}. (ZRT-763)
Warning: Cell C217161/A141676 is placed overlapping with other cells at {{672.904 13.376} {673.968 15.048}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].imem_array_reg[19][0] is placed overlapping with other cells at {{782.648 13.376} {785.384 15.048}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].imem_array_reg[27][1] is placed overlapping with other cells at {{868.984 16.720} {871.720 18.392}}. (ZRT-763)
Warning: Cell C216742/A147397 is placed overlapping with other cells at {{896.344 6.688} {897.408 8.360}}. (ZRT-763)
Warning: Cell C218560/A162443 is placed overlapping with other cells at {{977.056 6.688} {978.120 8.360}}. (ZRT-763)
Warning: Cell C217809/A162344 is placed overlapping with other cells at {{1094.552 6.688} {1095.616 8.360}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_10404 is placed overlapping with other cells at {{1153.224 13.376} {1155.656 15.048}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_8938 is placed overlapping with other cells at {{26.144 93.632} {28.576 95.304}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_9400 is placed overlapping with other cells at {{93.176 95.304} {95.608 96.976}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_9356 is placed overlapping with other cells at {{186.656 81.928} {189.088 83.600}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].imem_array_reg[853][5] is placed overlapping with other cells at {{250.952 83.600} {253.688 85.272}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].imem_array_reg[317][1] is placed overlapping with other cells at {{335.008 83.600} {337.744 85.272}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_10130 is placed overlapping with other cells at {{438.520 81.928} {440.952 83.600}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_9687 is placed overlapping with other cells at {{485.640 90.288} {488.072 91.960}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].imem_array_reg[853][2] is placed overlapping with other cells at {{577.600 98.648} {580.336 100.320}}. (ZRT-763)
Warning: Cell C216281/A193193 is placed overlapping with other cells at {{694.792 85.272} {695.856 86.944}}. (ZRT-763)
Warning: Cell C220211/A138081 is placed overlapping with other cells at {{782.648 90.288} {783.712 91.960}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_10640 is placed overlapping with other cells at {{869.288 85.272} {871.720 86.944}}. (ZRT-763)
Warning: Cell C217840/A163440 is placed overlapping with other cells at {{944.984 83.600} {946.048 85.272}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_10322 is placed overlapping with other cells at {{991.648 78.584} {994.080 80.256}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_10335 is placed overlapping with other cells at {{1102.912 78.584} {1105.344 80.256}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].imem_array_reg[213][1] is placed overlapping with other cells at {{1179.824 86.944} {1182.560 88.616}}. (ZRT-763)
Warning: Cell C216512/A182867 is placed overlapping with other cells at {{1215.696 85.272} {1216.760 86.944}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].nb_inst/neuron_cores[0].neuron_inst/fp_multiplier/mult_38/ctmi_4139 is placed overlapping with other cells at {{1295.344 107.008} {1295.952 108.680}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_8981 is placed overlapping with other cells at {{75.392 162.184} {77.824 163.856}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_8732 is placed overlapping with other cells at {{82.992 187.264} {85.424 188.936}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_8975 is placed overlapping with other cells at {{165.832 190.608} {168.264 192.280}}. (ZRT-763)
Warning: Cell C213502/A318317 is placed overlapping with other cells at {{253.992 180.576} {255.056 182.248}}. (ZRT-763)
Warning: Cell C206468/A307821 is placed overlapping with other cells at {{377.264 173.888} {378.328 175.560}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].imem_array_reg[852][3] is placed overlapping with other cells at {{405.840 167.200} {408.576 168.872}}. (ZRT-763)
Warning: Cell C217876/A163841 is placed overlapping with other cells at {{550.848 160.512} {551.912 162.184}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_10471 is placed overlapping with other cells at {{561.792 177.232} {564.224 178.904}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].imem_array_reg[860][7] is placed overlapping with other cells at {{654.056 160.512} {656.792 162.184}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_10709 is placed overlapping with other cells at {{759.544 160.512} {761.976 162.184}}. (ZRT-763)
Warning: Cell C220237/A104432 is placed overlapping with other cells at {{832.352 165.528} {833.416 167.200}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].imem_array_reg[631][6] is placed overlapping with other cells at {{880.080 162.184} {882.816 163.856}}. (ZRT-763)
Warning: Cell C219091/A233248 is placed overlapping with other cells at {{996.208 187.264} {997.272 188.936}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].imem_array_reg[970][6] is placed overlapping with other cells at {{1040.744 170.544} {1043.480 172.216}}. (ZRT-763)
Warning: Cell C220229/A121403 is placed overlapping with other cells at {{1146.536 158.840} {1147.600 160.512}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].nb_inst/neuron_cores[0].neuron_inst/clock_gate_u_out_reg_5921 is placed overlapping with other cells at {{1231.960 165.528} {1234.392 167.200}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].nb_inst/neuron_cores[0].neuron_inst/fp_subtractor/phfnr_buf_427603 is placed overlapping with other cells at {{1285.616 158.840} {1285.920 160.512}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].nb_inst/neuron_cores[1].neuron_inst/fp_multiplier/mult_38/ctmi_3816 is placed overlapping with other cells at {{1368.760 180.576} {1369.064 182.248}}. (ZRT-763)
Warning: Cell C208166/A271448 is placed overlapping with other cells at {{25.536 240.768} {26.600 242.440}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_8776 is placed overlapping with other cells at {{147.288 280.896} {149.720 282.568}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].imem_array_reg[592][3] is placed overlapping with other cells at {{188.936 240.768} {191.672 242.440}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_9922 is placed overlapping with other cells at {{277.704 247.456} {280.136 249.128}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_9549 is placed overlapping with other cells at {{366.472 254.144} {368.904 255.816}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].imem_array_reg[548][1] is placed overlapping with other cells at {{399.456 240.768} {402.192 242.440}}. (ZRT-763)
Warning: Cell C216108/A115699 is placed overlapping with other cells at {{480.624 244.112} {481.688 245.784}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_10461 is placed overlapping with other cells at {{588.696 247.456} {591.128 249.128}}. (ZRT-763)
Warning: Cell C217083/A151131 is placed overlapping with other cells at {{647.368 239.096} {648.432 240.768}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_11047 is placed overlapping with other cells at {{749.816 259.160} {752.248 260.832}}. (ZRT-763)
Warning: Cell C220841/A244845 is placed overlapping with other cells at {{859.560 252.472} {860.624 254.144}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].imem_array_reg[452][1] is placed overlapping with other cells at {{954.560 244.112} {957.296 245.784}}. (ZRT-763)
Warning: Cell C219969/A225920 is placed overlapping with other cells at {{1004.416 245.784} {1005.480 247.456}}. (ZRT-763)
Warning: Cell C216367/A192216 is placed overlapping with other cells at {{1078.896 249.128} {1079.960 250.800}}. (ZRT-763)
Warning: Cell C216359/A191917 is placed overlapping with other cells at {{1121.152 265.848} {1122.216 267.520}}. (ZRT-763)
Warning: Cell C216378/A192489 is placed overlapping with other cells at {{1213.568 242.440} {1214.632 244.112}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].nb_inst/neuron_cores[1].neuron_inst/clock_gate_v_th_reg_5895 is placed overlapping with other cells at {{1287.592 244.112} {1290.024 245.784}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].nb_inst/neuron_cores[1].neuron_inst/fp_adder/pe/snps_ADD_7/ctmi_1550 is placed overlapping with other cells at {{1371.040 247.456} {1371.496 249.128}}. (ZRT-763)
Warning: Cell C211080/A292108 is placed overlapping with other cells at {{13.680 329.384} {14.744 331.056}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_8993 is placed overlapping with other cells at {{82.536 344.432} {84.968 346.104}}. (ZRT-763)
Warning: Cell C209006/A286212 is placed overlapping with other cells at {{216.600 339.416} {217.664 341.088}}. (ZRT-763)
Warning: Cell C206573/A304112 is placed overlapping with other cells at {{295.944 327.712} {297.008 329.384}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_9538 is placed overlapping with other cells at {{338.808 319.352} {341.240 321.024}}. (ZRT-763)
Warning: Cell C213154/A320560 is placed overlapping with other cells at {{456.608 324.368} {457.672 326.040}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_9796 is placed overlapping with other cells at {{519.688 319.352} {522.120 321.024}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].imem_array_reg[79][3] is placed overlapping with other cells at {{623.808 329.384} {626.544 331.056}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].imem_array_reg[607][3] is placed overlapping with other cells at {{662.720 331.056} {665.456 332.728}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].imem_array_reg[534][6] is placed overlapping with other cells at {{735.072 326.040} {737.808 327.712}}. (ZRT-763)
Warning: Cell C224332/A129420 is placed overlapping with other cells at {{838.736 327.712} {839.800 329.384}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_11442 is placed overlapping with other cells at {{880.080 319.352} {882.512 321.024}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].imem_array_reg[927][4] is placed overlapping with other cells at {{1001.984 319.352} {1004.720 321.024}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_11148 is placed overlapping with other cells at {{1056.856 334.400} {1059.288 336.072}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_10290 is placed overlapping with other cells at {{1152.464 329.384} {1154.896 331.056}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].nb_inst/neuron_cores[3].neuron_inst/fp_subtractor/pe/sub_155/ctmi_1605 is placed overlapping with other cells at {{1250.808 322.696} {1251.416 324.368}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].nb_inst/neuron_cores[3].neuron_inst/fp_subtractor/add_74/ctmi_1364 is placed overlapping with other cells at {{1327.720 321.024} {1328.024 322.696}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].nb_inst/neuron_cores[3].neuron_inst/fp_adder/add_74/ctmi_1396 is placed overlapping with other cells at {{1369.368 341.088} {1369.672 342.760}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_9013 is placed overlapping with other cells at {{31.312 404.624} {33.744 406.296}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_9464 is placed overlapping with other cells at {{86.032 399.608} {88.464 401.280}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].imem_array_reg[1012][5] is placed overlapping with other cells at {{226.024 407.968} {228.760 409.640}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_10192 is placed overlapping with other cells at {{311.448 419.672} {313.880 421.344}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_9793 is placed overlapping with other cells at {{320.720 419.672} {323.152 421.344}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].imem_array_reg[976][1] is placed overlapping with other cells at {{449.768 401.280} {452.504 402.952}}. (ZRT-763)
Warning: Cell C216106/A123787 is placed overlapping with other cells at {{534.584 418.000} {535.648 419.672}}. (ZRT-763)
Warning: Cell ctmi_67918 is placed overlapping with other cells at {{601.312 401.280} {602.072 402.952}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_11257 is placed overlapping with other cells at {{647.216 404.624} {649.648 406.296}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_11473 is placed overlapping with other cells at {{781.432 399.608} {783.864 401.280}}. (ZRT-763)
Warning: Cell C220573/A252384 is placed overlapping with other cells at {{876.128 399.608} {877.192 401.280}}. (ZRT-763)
Warning: Cell C220540/A247744 is placed overlapping with other cells at {{900.448 416.328} {901.512 418.000}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_11093 is placed overlapping with other cells at {{1013.384 402.952} {1015.816 404.624}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_11091 is placed overlapping with other cells at {{1063.392 433.048} {1065.824 434.720}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].imem_array_reg[766][5] is placed overlapping with other cells at {{1145.320 406.296} {1148.056 407.968}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].nb_inst/neuron_cores[3].neuron_inst/clock_gate_I_reg_5789 is placed overlapping with other cells at {{1273.000 407.968} {1275.432 409.640}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].nb_inst/neuron_cores[3].neuron_inst/clock_gate_temp2_reg_5807 is placed overlapping with other cells at {{1289.416 406.296} {1291.848 407.968}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].nb_inst/neuron_cores[3].neuron_inst/fp_multiplier/mult_38/ctmi_3941 is placed overlapping with other cells at {{1371.192 414.656} {1371.952 416.328}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_8797 is placed overlapping with other cells at {{29.640 498.256} {32.072 499.928}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_8825 is placed overlapping with other cells at {{86.488 488.224} {88.920 489.896}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].imem_array_reg[723][3] is placed overlapping with other cells at {{212.496 483.208} {215.232 484.880}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_121 is placed overlapping with other cells at {{286.824 483.208} {289.256 484.880}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_10061 is placed overlapping with other cells at {{342.152 479.864} {344.584 481.536}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_10034 is placed overlapping with other cells at {{410.248 483.208} {412.680 484.880}}. (ZRT-763)
Warning: Cell C214518/A175791 is placed overlapping with other cells at {{503.576 506.616} {504.640 508.288}}. (ZRT-763)
Warning: Cell C213258/A314432 is placed overlapping with other cells at {{571.824 513.304} {572.888 514.976}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_11197 is placed overlapping with other cells at {{672.144 479.864} {674.576 481.536}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_11260 is placed overlapping with other cells at {{751.032 481.536} {753.464 483.208}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_11223 is placed overlapping with other cells at {{808.792 491.568} {811.224 493.240}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_11038 is placed overlapping with other cells at {{882.816 489.896} {885.248 491.568}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_11099 is placed overlapping with other cells at {{1006.696 491.568} {1009.128 493.240}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].imem_array_reg[201][3] is placed overlapping with other cells at {{1078.592 494.912} {1081.328 496.584}}. (ZRT-763)
Warning: Cell C224324/A127555 is placed overlapping with other cells at {{1120.696 479.864} {1121.760 481.536}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].nb_inst/neuron_cores[2].neuron_inst/clock_gate_u_reg_5852 is placed overlapping with other cells at {{1230.592 479.864} {1233.024 481.536}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].nb_inst/neuron_cores[2].neuron_inst/fp_subtractor/phfnr_buf_427619 is placed overlapping with other cells at {{1294.432 484.880} {1294.736 486.552}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].nb_inst/neuron_cores[2].neuron_inst/fp_multiplier/mult_38/ctmi_3826 is placed overlapping with other cells at {{1364.200 496.584} {1364.808 498.256}}. (ZRT-763)
Warning: Cell C210688/A275339 is placed overlapping with other cells at {{4.408 566.808} {5.472 568.480}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_8795 is placed overlapping with other cells at {{142.272 558.448} {144.704 560.120}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_9267 is placed overlapping with other cells at {{224.504 565.136} {226.936 566.808}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_9589 is placed overlapping with other cells at {{289.560 565.136} {291.992 566.808}}. (ZRT-763)
Warning: Cell C206776/A310750 is placed overlapping with other cells at {{353.856 566.808} {354.920 568.480}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_153 is placed overlapping with other cells at {{403.712 558.448} {406.144 560.120}}. (ZRT-763)
Warning: Cell C216108/A115777 is placed overlapping with other cells at {{483.816 571.824} {484.880 573.496}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].cpu_inst/ID_FREG_FILE/clock_gate_REGISTERS_reg_4804 is placed overlapping with other cells at {{582.464 576.840} {584.896 578.512}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_11226 is placed overlapping with other cells at {{647.824 575.168} {650.256 576.840}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_11712 is placed overlapping with other cells at {{727.320 563.464} {729.752 565.136}}. (ZRT-763)
Warning: Cell C222195/A200488 is placed overlapping with other cells at {{864.272 558.448} {865.336 560.120}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_11745 is placed overlapping with other cells at {{906.832 575.168} {909.264 576.840}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_11324 is placed overlapping with other cells at {{1002.440 558.448} {1004.872 560.120}}. (ZRT-763)
Warning: Cell clock_gate_gen_y_11298 is placed overlapping with other cells at {{1038.920 573.496} {1041.352 575.168}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].nb_inst/clock_gate_neuron_v_th_reg_6024 is placed overlapping with other cells at {{1124.192 561.792} {1126.624 563.464}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].nb_inst/neuron_cores[2].neuron_inst/clock_gate_b_reg_5590 is placed overlapping with other cells at {{1228.768 565.136} {1231.200 566.808}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].nb_inst/neuron_cores[3].neuron_inst/fp_subtractor/C315/A199 is placed overlapping with other cells at {{1293.064 561.792} {1294.128 563.464}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].nb_inst/neuron_cores[3].neuron_inst/fp_multiplier/mult_38/ctmi_3969 is placed overlapping with other cells at {{1375.296 565.136} {1375.600 566.808}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].cpu_inst/EX_ALU/snps_DIVREM_21/phfnr_buf_427845 is placed overlapping with other cells at {{38.456 642.048} {38.760 643.720}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].cpu_inst/EX_ALU/snps_DIVREM_21/u_div/u_add_PartRem_3_0_1/ctmi_41555 is placed overlapping with other cells at {{82.080 643.720} {82.384 645.392}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].cpu_inst/ID_REG_FILE/clock_gate_REGISTERS_reg_5162 is placed overlapping with other cells at {{190.304 640.376} {192.736 642.048}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].cpu_inst/ID_REG_FILE/clock_gate_REGISTERS_reg_5191 is placed overlapping with other cells at {{240.160 648.736} {242.592 650.408}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].cpu_inst/EX_ALU/snps_DIVREM_22/u_div/u_add_PartRem_1_5_2/ctmi_86571 is placed overlapping with other cells at {{361.608 660.440} {362.064 662.112}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].cpu_inst/EX_ALU/snps_DIVREM_22/u_div/u_add_PartRem_1_9_2/ctmi_85001 is placed overlapping with other cells at {{439.432 645.392} {439.888 647.064}}. (ZRT-763)
Warning: Cell C212923/A264169 is placed overlapping with other cells at {{517.408 640.376} {518.472 642.048}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].cpu_inst/ID_FREG_FILE/ctmi_1140 is placed overlapping with other cells at {{601.008 643.720} {601.464 645.392}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].cpu_inst/ID_REG_FILE/clock_gate_REGISTERS_reg_4737 is placed overlapping with other cells at {{679.440 642.048} {681.872 643.720}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].cpu_inst/ID_REG_FILE/clock_gate_REGISTERS_reg_4706 is placed overlapping with other cells at {{719.112 642.048} {721.544 643.720}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].cpu_inst/ID_REG_FILE/clock_gate_REGISTERS_reg_4922 is placed overlapping with other cells at {{799.976 643.720} {802.408 645.392}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].imem_array_reg[914][6] is placed overlapping with other cells at {{919.752 657.096} {922.488 658.768}}. (ZRT-763)
Warning: Cell C221567/A208581 is placed overlapping with other cells at {{1016.424 642.048} {1017.488 643.720}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].nb_inst/clock_gate_neuron_c_reg_5970 is placed overlapping with other cells at {{1100.784 638.704} {1103.216 640.376}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].nb_inst/ctmi_426446 is placed overlapping with other cells at {{1145.472 647.064} {1146.232 648.736}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].nb_inst/neuron_cores[2].neuron_inst/clock_gate_I_reg_5582 is placed overlapping with other cells at {{1202.776 642.048} {1205.208 643.720}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].nb_inst/neuron_cores[3].neuron_inst/b_reg[24] is placed overlapping with other cells at {{1319.968 643.720} {1323.312 645.392}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].nb_inst/neuron_cores[1].neuron_inst/fp_adder/pe/snps_ADD_7/ctmi_1571 is placed overlapping with other cells at {{1361.160 660.440} {1361.464 662.112}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].cpu_inst/EX_ALU/snps_DIVREM_22/u_div/u_add_PartRem_1_6_1/ctmi_70879 is placed overlapping with other cells at {{9.728 722.304} {10.032 723.976}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].cpu_inst/EX_ALU/mult_68/phfnr_buf_427964 is placed overlapping with other cells at {{145.464 723.976} {145.768 725.648}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].cpu_inst/EX_ALU/mult_68/phfnr_buf_427984 is placed overlapping with other cells at {{170.240 723.976} {170.544 725.648}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].cpu_inst/ID_FREG_FILE/clock_gate_REGISTERS_reg_5275 is placed overlapping with other cells at {{256.728 723.976} {259.160 725.648}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].cpu_inst/ID_FREG_FILE/clock_gate_REGISTERS_reg_5202 is placed overlapping with other cells at {{325.736 723.976} {328.168 725.648}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].cpu_inst/EX_ALU/snps_DIVREM_22/ctmi_333018 is placed overlapping with other cells at {{408.120 718.960} {408.728 720.632}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].cpu_inst/EX_ALU/mult_90/ctmi_25914 is placed overlapping with other cells at {{510.872 722.304} {511.176 723.976}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].cpu_inst/EX_ALU/C511/A653 is placed overlapping with other cells at {{565.896 725.648} {566.960 727.320}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].cpu_inst/ID_REG_FILE/clock_gate_REGISTERS_reg_4774 is placed overlapping with other cells at {{672.600 734.008} {675.032 735.680}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].cpu_inst/ID_REG_FILE/clock_gate_REGISTERS_reg_4731 is placed overlapping with other cells at {{727.472 722.304} {729.904 723.976}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].cpu_inst/ID_REG_FILE/C2320/A1143 is placed overlapping with other cells at {{817.608 722.304} {818.824 723.976}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].cpu_inst/EX_ALU/phfnr_buf_427577 is placed overlapping with other cells at {{898.776 718.960} {899.080 720.632}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].cpu_inst/EX_ALU/snps_DIVREM_22/u_div/u_add_B3_0/ctmi_351384 is placed overlapping with other cells at {{963.376 718.960} {963.680 720.632}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].nb_inst/clock_gate_neuron_c_reg_5731 is placed overlapping with other cells at {{1087.408 718.960} {1089.840 720.632}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].nb_inst/neuron_cores[0].neuron_inst/fp_adder/phfnr_buf_427708 is placed overlapping with other cells at {{1152.312 722.304} {1152.616 723.976}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].nb_inst/neuron_cores[0].neuron_inst/fp_multiplier/mult_38/ctmi_3646 is placed overlapping with other cells at {{1224.968 727.320} {1225.424 728.992}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].nb_inst/neuron_cores[1].neuron_inst/clock_gate_u_out_reg_5644 is placed overlapping with other cells at {{1281.664 722.304} {1284.096 723.976}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].nb_inst/neuron_cores[1].neuron_inst/fp_multiplier/mult_38/ctmi_3797 is placed overlapping with other cells at {{1375.600 734.008} {1376.360 735.680}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].cpu_inst/EX_FPU/DuI/X3/M2/mult_38/ctmi_266261 is placed overlapping with other cells at {{51.376 805.904} {51.984 807.576}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].cpu_inst/EX_FPU/DuI/X3/M2/mult_38/ctmi_265776 is placed overlapping with other cells at {{99.256 804.232} {99.712 805.904}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].cpu_inst/EX_FPU/DuI/END/mult_38/A409166 is placed overlapping with other cells at {{168.112 804.232} {168.568 805.904}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].cpu_inst/ID_FREG_FILE/clock_gate_REGISTERS_reg_5268 is placed overlapping with other cells at {{270.864 802.560} {273.296 804.232}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].cpu_inst/ID_FREG_FILE/C2411/A2725 is placed overlapping with other cells at {{344.280 805.904} {345.344 807.576}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].cpu_inst/EX_ALU/snps_DIVREM_21/ctmi_326035 is placed overlapping with other cells at {{399.912 799.216} {400.824 800.888}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].cpu_inst/EX_FPU/DuI/END/mult_38/A415678 is placed overlapping with other cells at {{507.072 805.904} {507.680 807.576}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].cpu_inst/EX_FPU/AuI/phfnr_buf_427687 is placed overlapping with other cells at {{639.768 800.888} {640.072 802.560}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].cpu_inst/ID_FREG_FILE/clock_gate_REGISTERS_reg_5036 is placed overlapping with other cells at {{690.840 805.904} {693.272 807.576}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].cpu_inst/ID_FREG_FILE/clock_gate_REGISTERS_reg_5048 is placed overlapping with other cells at {{759.088 799.216} {761.520 800.888}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].cpu_inst/EX_FPU/AuI/phfnr_buf_427582 is placed overlapping with other cells at {{863.664 819.280} {863.968 820.952}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].cpu_inst/EX_ALU/mult_90/phfnr_buf_428051 is placed overlapping with other cells at {{902.272 800.888} {902.576 802.560}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].cpu_inst/EX_ALU/mult_68/ctmi_27814 is placed overlapping with other cells at {{985.416 804.232} {985.720 805.904}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].cpu_inst/EX_ALU/snps_DIVREM_21/u_div/u_add_PartRem_3_4_1/ctmi_47500 is placed overlapping with other cells at {{1043.024 802.560} {1043.328 804.232}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].nb_inst/clock_gate_neuron_v_th_reg_6261 is placed overlapping with other cells at {{1124.040 809.248} {1126.472 810.920}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].nb_inst/neuron_cores[2].neuron_inst/fp_multiplier/mult_38/ctmi_339176 is placed overlapping with other cells at {{1222.688 805.904} {1223.144 807.576}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].nb_inst/neuron_cores[1].neuron_inst/fp_subtractor/srl_64/ctmi_1630 is placed overlapping with other cells at {{1328.328 802.560} {1328.784 804.232}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].nb_inst/neuron_cores[1].neuron_inst/fp_adder/pe/ctmi_1413 is placed overlapping with other cells at {{1366.480 799.216} {1367.240 800.888}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].cpu_inst/EX_FPU/DuI/X2/M2/mult_38/A389605 is placed overlapping with other cells at {{12.008 886.160} {12.464 887.832}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].cpu_inst/EX_FPU/DuI/X3/M1/mult_38/ctmi_291172 is placed overlapping with other cells at {{92.112 882.816} {92.416 884.488}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].cpu_inst/EX_FPU/DuI/x0/mult_38/ctmi_294523 is placed overlapping with other cells at {{201.704 887.832} {202.160 889.504}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].cpu_inst/EX_FPU/DuI/x0/mult_38/A372638 is placed overlapping with other cells at {{250.800 884.488} {251.256 886.160}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].ni_inst/clock_gate_axi_rdata_reg_4504 is placed overlapping with other cells at {{347.168 891.176} {349.600 892.848}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].cpu_inst/EX_FPU/DuI/X3/M2/mult_38/A403071 is placed overlapping with other cells at {{406.600 884.488} {407.056 886.160}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].cpu_inst/EX_FPU/DuI/X3/M1/mult_38/A366506 is placed overlapping with other cells at {{503.272 887.832} {503.728 889.504}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].cpu_inst/EX_FPU/MuI/mult_38/ctmi_247767 is placed overlapping with other cells at {{583.984 881.144} {584.440 882.816}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].cpu_inst/EX_FPU/DuI/X1/M1/mult_38/ctmi_269181 is placed overlapping with other cells at {{642.808 881.144} {643.416 882.816}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].cpu_inst/ID_FREG_FILE/clock_gate_REGISTERS_reg_5018 is placed overlapping with other cells at {{740.088 884.488} {742.520 886.160}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].cpu_inst/EX_FPU/C453/A671 is placed overlapping with other cells at {{828.856 894.520} {829.920 896.192}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].cpu_inst/EX_FPU/DuI/x0/mult_38/ctmi_343424 is placed overlapping with other cells at {{941.488 884.488} {942.096 886.160}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].cpu_inst/EX_FPU/DuI/X0/ctmi_297750 is placed overlapping with other cells at {{977.816 879.472} {978.272 881.144}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].nb_inst/neuron_cores[0].neuron_inst/clock_gate_u_out_reg_6161 is placed overlapping with other cells at {{1066.736 884.488} {1069.168 886.160}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].nb_inst/neuron_cores[2].neuron_inst/clock_gate_I_reg_6067 is placed overlapping with other cells at {{1155.656 887.832} {1158.088 889.504}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].nb_inst/neuron_cores[2].neuron_inst/clock_gate_u_reg_6094 is placed overlapping with other cells at {{1215.240 882.816} {1217.672 884.488}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].nb_inst/neuron_cores[1].neuron_inst/fp_multiplier/mult_38/ctmi_4121 is placed overlapping with other cells at {{1316.624 879.472} {1317.384 881.144}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].nb_inst/neuron_cores[1].neuron_inst/fp_multiplier/mult_38/U_1040 is placed overlapping with other cells at {{1363.288 886.160} {1365.872 887.832}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].cpu_inst/EX_FPU/DuI/X2/M2/mult_38/ctmi_258545 is placed overlapping with other cells at {{13.224 961.400} {13.832 963.072}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].cpu_inst/EX_FPU/DuI/X1/M2/mult_38/ctmi_280786 is placed overlapping with other cells at {{89.680 964.744} {90.288 966.416}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].cpu_inst/EX_FPU/DuI/X0/pe/ctmi_315451 is placed overlapping with other cells at {{178.296 963.072} {178.752 964.744}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].router_inst/local_output/ctmi_80 is placed overlapping with other cells at {{283.328 968.088} {283.784 969.760}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].router_inst/north_input/vc_south/mem_reg[0][20] is placed overlapping with other cells at {{355.072 966.416} {357.808 968.088}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].router_inst/south_output/vc_local/mem_reg[0][21] is placed overlapping with other cells at {{401.280 966.416} {404.016 968.088}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].cpu_inst/EX_FPU/DuI/X2/M2/mult_38/A413657 is placed overlapping with other cells at {{497.648 966.416} {497.952 968.088}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].cpu_inst/EX_FPU/DuI/X2/M1/DP_OP_15_15069_36538_J180/ctmi_206762 is placed overlapping with other cells at {{561.640 961.400} {562.096 963.072}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].cpu_inst/EX_FPU/DuI/X1/A1/ctmi_302333 is placed overlapping with other cells at {{659.072 964.744} {659.680 966.416}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].cpu_inst/EX_FPU/DuI/X3/M2/mult_38/A417959 is placed overlapping with other cells at {{745.256 968.088} {745.712 969.760}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].cpu_inst/EX_FPU/DuI/X3/M1/mult_38/ctmi_287391 is placed overlapping with other cells at {{841.016 963.072} {841.624 964.744}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].cpu_inst/EX_FPU/DuI/X1/M1/mult_38/ctmi_341032 is placed overlapping with other cells at {{904.704 959.728} {905.008 961.400}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].nb_inst/neuron_cores[0].neuron_inst/fp_adder/pe/ctmi_351334 is placed overlapping with other cells at {{1037.552 959.728} {1038.008 961.400}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].cpu_inst/ID_REG_FILE/clock_gate_REGISTERS_reg_4540 is placed overlapping with other cells at {{1083.152 968.088} {1085.584 969.760}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].cpu_inst/EX_ALU/snps_DIVREM_22/u_div/u_add_PartRem_1_6_2/ctmi_93644 is placed overlapping with other cells at {{1164.320 966.416} {1164.776 968.088}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].cpu_inst/EX_ALU/snps_DIVREM_22/ctmi_335736 is placed overlapping with other cells at {{1216.152 978.120} {1216.456 979.792}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].nb_inst/neuron_cores[3].neuron_inst/fp_subtractor/lt_43/ctmi_1249 is placed overlapping with other cells at {{1334.712 964.744} {1335.016 966.416}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].nb_inst/neuron_cores[3].neuron_inst/fp_multiplier/mult_38/ctmi_339229 is placed overlapping with other cells at {{1365.416 968.088} {1365.872 969.760}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].router_inst/west_input/vc_south/mem_reg[1][27] is placed overlapping with other cells at {{16.264 1043.328} {19.000 1045.000}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].router_inst/south_input/vc_south/mem_reg[0][11] is placed overlapping with other cells at {{135.584 1043.328} {138.320 1045.000}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].router_inst/local_input/vc_north/ctmi_353662 is placed overlapping with other cells at {{170.088 1039.984} {171.000 1041.656}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].router_inst/local_output/vc_north/wr_ptr_reg[0] is placed overlapping with other cells at {{263.416 1039.984} {266.760 1041.656}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].router_inst/west_input/vc_north/mem_reg[0][19] is placed overlapping with other cells at {{327.560 1043.328} {330.296 1045.000}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].router_inst/local_input/vc_east/clock_gate_mem_reg_7225 is placed overlapping with other cells at {{424.536 1041.656} {426.968 1043.328}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].router_inst/east_input/vc_local/mem_reg[0][3] is placed overlapping with other cells at {{488.984 1045.000} {491.720 1046.672}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].router_inst/local_output/vc_local/clock_gate_mem_reg_6894 is placed overlapping with other cells at {{573.800 1041.656} {576.232 1043.328}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].router_inst/local_output/vc_north/mem_reg[3][17] is placed overlapping with other cells at {{659.376 1046.672} {662.112 1048.344}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].ni_inst/read_fifo/mem_reg[7][31] is placed overlapping with other cells at {{725.800 1046.672} {728.536 1048.344}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].cpu_inst/EX_FPU/DuI/X3/A1/ctmi_306705 is placed overlapping with other cells at {{805.904 1046.672} {806.512 1048.344}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].cpu_inst/EX_FPU/DuI/X2/M2/mult_38/ctmi_279206 is placed overlapping with other cells at {{879.928 1039.984} {880.384 1041.656}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].cpu_inst/ID_FREG_FILE/clock_gate_REGISTERS_reg_4667 is placed overlapping with other cells at {{993.776 1045.000} {996.208 1046.672}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].cpu_inst/ID_REG_FILE/clock_gate_REGISTERS_reg_4564 is placed overlapping with other cells at {{1083.608 1046.672} {1086.040 1048.344}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].cpu_inst/EX_ALU/ctmi_344676 is placed overlapping with other cells at {{1145.776 1046.672} {1146.080 1048.344}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].cpu_inst/EX_ALU/snps_DIVREM_22/u_div/u_add_PartRem_1_0_3/ctmi_97533 is placed overlapping with other cells at {{1208.704 1039.984} {1209.160 1041.656}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].cpu_inst/EX_ALU/snps_DIVREM_21/ctmi_331324 is placed overlapping with other cells at {{1294.280 1041.656} {1294.736 1043.328}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].cpu_inst/EX_ALU/snps_DIVREM_21/u_div/u_add_PartRem_3_5_1/ctmi_62346 is placed overlapping with other cells at {{1373.624 1051.688} {1374.080 1053.360}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].router_inst/east_output/vc_west/mem_reg[3][0] is placed overlapping with other cells at {{14.896 1135.288} {17.632 1136.960}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].router_inst/east_input/vc_east/ctmi_227 is placed overlapping with other cells at {{122.208 1120.240} {122.664 1121.912}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].router_inst/north_output/vc_east/clock_gate_mem_reg_8397 is placed overlapping with other cells at {{224.960 1131.944} {227.392 1133.616}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].router_inst/north_input/vc_local/mem_reg[0][27] is placed overlapping with other cells at {{289.256 1118.568} {291.992 1120.240}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].router_inst/west_input/vc_east/mem_reg[3][25] is placed overlapping with other cells at {{363.736 1121.912} {366.472 1123.584}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].router_inst/east_output/vc_south/mem_reg[3][31] is placed overlapping with other cells at {{414.960 1125.256} {417.696 1126.928}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].router_inst/east_input/vc_west/clock_gate_mem_reg_7334 is placed overlapping with other cells at {{486.096 1131.944} {488.528 1133.616}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[0].router_inst/west_input/vc_west/clock_gate_mem_reg_7275 is placed overlapping with other cells at {{597.968 1123.584} {600.400 1125.256}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].ni_inst/read_fifo/clock_gate_mem_reg_4305 is placed overlapping with other cells at {{640.072 1120.240} {642.504 1121.912}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].ni_inst/write_fifo/clock_gate_wr_ptr_gray_reg_4189 is placed overlapping with other cells at {{772.920 1125.256} {775.352 1126.928}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].ni_inst/write_fifo/clock_gate_mem_reg_4172 is placed overlapping with other cells at {{812.592 1125.256} {815.024 1126.928}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].cpu_inst/ID_FREG_FILE/clock_gate_REGISTERS_reg_4649 is placed overlapping with other cells at {{921.272 1120.240} {923.704 1121.912}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].cpu_inst/ID_FREG_FILE/clock_gate_REGISTERS_reg_4625 is placed overlapping with other cells at {{965.200 1118.568} {967.632 1120.240}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].cpu_inst/EX_FPU/MuI/DP_OP_15_15069_36538_J180/ctmi_352936 is placed overlapping with other cells at {{1081.328 1135.288} {1081.632 1136.960}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].cpu_inst/EX_ALU/mult_90/ctmi_25852 is placed overlapping with other cells at {{1194.112 1120.240} {1194.416 1121.912}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].cpu_inst/EX_ALU/mult_68/phfnr_buf_427873 is placed overlapping with other cells at {{1234.240 1120.240} {1234.544 1121.912}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].nb_inst/neuron_cores[0].neuron_inst/fp_subtractor/pe/ctmi_350896 is placed overlapping with other cells at {{1288.504 1123.584} {1289.264 1125.256}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].nb_inst/neuron_cores[0].neuron_inst/fp_multiplier/mult_38/ctmi_3819 is placed overlapping with other cells at {{1373.472 1123.584} {1373.776 1125.256}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].router_inst/west_output/vc_west/clock_gate_mem_reg_8194 is placed overlapping with other cells at {{19.000 1198.824} {21.432 1200.496}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].router_inst/west_output/vc_east/mem_reg[2][21] is placed overlapping with other cells at {{103.816 1203.840} {106.552 1205.512}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].router_inst/west_output/vc_local/sub_67/ctmi_242 is placed overlapping with other cells at {{196.536 1203.840} {196.840 1205.512}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].router_inst/local_input/vc_east/mem_reg[3][26] is placed overlapping with other cells at {{240.768 1205.512} {243.504 1207.184}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].router_inst/local_input/vc_north/mem_reg[2][0] is placed overlapping with other cells at {{372.704 1202.168} {375.440 1203.840}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].router_inst/local_output/vc_local/mem_reg[3][14] is placed overlapping with other cells at {{408.576 1203.840} {411.312 1205.512}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].router_inst/north_input/vc_west/clock_gate_mem_reg_6839 is placed overlapping with other cells at {{489.592 1198.824} {492.024 1200.496}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].router_inst/west_output/vc_east/mem_reg[3][15] is placed overlapping with other cells at {{558.144 1205.512} {560.880 1207.184}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].router_inst/local_input/vc_north/ctmi_227 is placed overlapping with other cells at {{662.416 1203.840} {662.872 1205.512}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].router_inst/local_input/vc_local/ctmi_354676 is placed overlapping with other cells at {{734.920 1205.512} {735.832 1207.184}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].cpu_inst/EX_FPU/DuI/X0/ctmi_298583 is placed overlapping with other cells at {{825.512 1205.512} {825.816 1207.184}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].cpu_inst/EX_FPU/DuI/x0/mult_38/A355140 is placed overlapping with other cells at {{895.432 1198.824} {895.736 1200.496}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].cpu_inst/EX_FPU/MuI/mult_38/ctmi_339429 is placed overlapping with other cells at {{962.160 1200.496} {962.768 1202.168}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].cpu_inst/EX_FPU/AuI/C311/A33 is placed overlapping with other cells at {{1069.320 1198.824} {1070.384 1200.496}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].nb_inst/neuron_d_reg[3][19] is placed overlapping with other cells at {{1179.216 1200.496} {1182.560 1202.168}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].nb_inst/neuron_config_data_reg[0][0] is placed overlapping with other cells at {{1231.048 1207.184} {1234.392 1208.856}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].nb_inst/neuron_cores[0].neuron_inst/b_reg[6] is placed overlapping with other cells at {{1294.128 1205.512} {1297.472 1207.184}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].nb_inst/neuron_cores[1].neuron_inst/clock_gate_v_reg_5410 is placed overlapping with other cells at {{1364.352 1222.232} {1366.784 1223.904}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[0].router_inst/south_input/vc_west/mem_reg[1][9] is placed overlapping with other cells at {{49.704 1280.752} {52.440 1282.424}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].router_inst/west_output/vc_east/mem_reg[2][22] is placed overlapping with other cells at {{131.480 1282.424} {134.216 1284.096}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].router_inst/west_output/vc_north/clock_gate_mem_reg_7617 is placed overlapping with other cells at {{176.320 1280.752} {178.752 1282.424}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].router_inst/south_output/vc_west/mem_reg[2][24] is placed overlapping with other cells at {{288.192 1282.424} {290.928 1284.096}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].router_inst/north_output/arbiter/rem_34_I4/u_div/u_add_PartRem_1_1/ctmi_275 is placed overlapping with other cells at {{372.400 1282.424} {372.856 1284.096}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].router_inst/north_output/vc_east/mem_reg[0][25] is placed overlapping with other cells at {{398.544 1294.128} {401.280 1295.800}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].router_inst/south_input/vc_west/mem_reg[3][18] is placed overlapping with other cells at {{517.712 1285.768} {520.448 1287.440}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].router_inst/north_output/vc_west/mem_reg[3][18] is placed overlapping with other cells at {{589.152 1284.096} {591.888 1285.768}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].router_inst/south_output/vc_local/C671/A74 is placed overlapping with other cells at {{672.144 1280.752} {673.208 1282.424}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].router_inst/east_input/vc_east/mem_reg[0][11] is placed overlapping with other cells at {{746.624 1285.768} {749.360 1287.440}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].cpu_inst/EX_FPU/DuI/X1/M1/mult_38/ctmi_341466 is placed overlapping with other cells at {{825.968 1279.080} {826.272 1280.752}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].cpu_inst/EX_FPU/DuI/X1/M1/mult_38/ctmi_262737 is placed overlapping with other cells at {{887.072 1284.096} {887.376 1285.768}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].cpu_inst/EX_FPU/DuI/X3/M1/mult_38/A385220 is placed overlapping with other cells at {{964.744 1284.096} {965.048 1285.768}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].cpu_inst/EX_FPU/DuI/END/mult_38/A377856 is placed overlapping with other cells at {{1052.296 1279.080} {1053.208 1280.752}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].nb_inst/neuron_cores[2].neuron_inst/clock_gate_a_reg_5343 is placed overlapping with other cells at {{1179.672 1279.080} {1182.104 1280.752}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].nb_inst/neuron_cores[2].neuron_inst/clock_gate_temp1_reg_5356 is placed overlapping with other cells at {{1211.288 1297.472} {1213.720 1299.144}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].nb_inst/neuron_cores[1].neuron_inst/clock_gate_temp2_reg_5395 is placed overlapping with other cells at {{1284.856 1280.752} {1287.288 1282.424}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].nb_inst/neuron_cores[1].neuron_inst/fp_adder/add_74/ctmi_1386 is placed overlapping with other cells at {{1370.128 1299.144} {1370.888 1300.816}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].router_inst/east_output/vc_south/clock_gate_mem_reg_7673 is placed overlapping with other cells at {{192.736 1362.680} {195.168 1364.352}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].router_inst/east_output/vc_north/mem_reg[0][16] is placed overlapping with other cells at {{255.056 1366.024} {257.792 1367.696}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].router_inst/south_input/vc_south/mem_reg[3][22] is placed overlapping with other cells at {{327.104 1366.024} {329.840 1367.696}}. (ZRT-763)
Warning: Cell gen_y[0].gen_x[1].router_inst/north_output/vc_south/mem_reg[1][0] is placed overlapping with other cells at {{446.272 1359.336} {449.008 1361.008}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].router_inst/north_output/vc_north/mem_reg[1][26] is placed overlapping with other cells at {{494.304 1366.024} {497.040 1367.696}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].router_inst/east_input/vc_north/clock_gate_mem_reg_6765 is placed overlapping with other cells at {{576.232 1362.680} {578.664 1364.352}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].router_inst/south_output/arbiter/rem_34_I4/ctmi_426456 is placed overlapping with other cells at {{654.056 1364.352} {654.512 1366.024}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].router_inst/north_input/vc_east/mem_reg[0][29] is placed overlapping with other cells at {{721.696 1366.024} {724.432 1367.696}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].cpu_inst/EX_FPU/DuI/X1/A1/pe/A393387 is placed overlapping with other cells at {{811.376 1361.008} {811.832 1362.680}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].cpu_inst/EX_FPU/DuI/X2/M2/mult_38/A393291 is placed overlapping with other cells at {{927.808 1366.024} {928.264 1367.696}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].cpu_inst/EX_FPU/DuI/X2/M2/mult_38/ctmi_271151 is placed overlapping with other cells at {{974.928 1359.336} {975.384 1361.008}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].cpu_inst/EX_FPU/DuI/X3/M2/mult_38/ctmi_272124 is placed overlapping with other cells at {{1039.832 1359.336} {1040.440 1361.008}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].nb_inst/neuron_cores[3].neuron_inst/fp_multiplier/mult_38/ctmi_3861 is placed overlapping with other cells at {{1162.192 1361.008} {1162.496 1362.680}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].nb_inst/neuron_cores[2].neuron_inst/fp_adder/add_74/ctmi_1390 is placed overlapping with other cells at {{1217.824 1364.352} {1218.128 1366.024}}. (ZRT-763)
Warning: Cell gen_y[1].gen_x[1].nb_inst/neuron_cores[2].neuron_inst/fp_multiplier/mult_38/ctmi_4422 is placed overlapping with other cells at {{1284.552 1362.680} {1285.464 1364.352}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:09 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:40 total=0:00:40
[End of Read DB] Stage (MB): Used  689  Alloctr  696  Proc  -32 
[End of Read DB] Total (MB): Used  697  Alloctr  705  Proc 18568 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1378.03um,1377.73um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Build Tech Data] Total (MB): Used  729  Alloctr  738  Proc 18568 
Net statistics:
Total number of nets     = 716786
Number of nets to route  = 715022
Number of single or zero port nets = 1366
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:01 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build All Nets] Stage (MB): Used  558  Alloctr  559  Proc    0 
[End of Build All Nets] Total (MB): Used 1287  Alloctr 1297  Proc 18568 
Net length statistics: 
Net Count(Ignore Fully Rted) 715420, Total Half Perimeter Wire Length (HPWL) 6870891 microns
HPWL   0 ~   50 microns: Net Count   692032	Total HPWL      4014383 microns
HPWL  50 ~  100 microns: Net Count    15645	Total HPWL      1071126 microns
HPWL 100 ~  200 microns: Net Count     4708	Total HPWL       625892 microns
HPWL 200 ~  300 microns: Net Count     1461	Total HPWL       357966 microns
HPWL 300 ~  400 microns: Net Count      712	Total HPWL       246389 microns
HPWL 400 ~  500 microns: Net Count      344	Total HPWL       152597 microns
HPWL 500 ~  600 microns: Net Count      167	Total HPWL        90644 microns
HPWL 600 ~  700 microns: Net Count      197	Total HPWL       127568 microns
HPWL 700 ~  800 microns: Net Count       29	Total HPWL        21431 microns
HPWL 800 ~  900 microns: Net Count       14	Total HPWL        12202 microns
HPWL 900 ~ 1000 microns: Net Count       37	Total HPWL        34854 microns
HPWL     > 1000 microns: Net Count       74	Total HPWL       115841 microns
Number of partitions: 4 (2 x 2)
Size of partitions: 224 gCells x 224 gCells
Average gCell capacity  16.15	 on layer (1)	 M1
Average gCell capacity  21.95	 on layer (2)	 M2
Average gCell capacity  10.97	 on layer (3)	 M3
Average gCell capacity  10.97	 on layer (4)	 M4
Average gCell capacity  5.48	 on layer (5)	 M5
Average gCell capacity  5.48	 on layer (6)	 M6
Average gCell capacity  2.74	 on layer (7)	 M7
Average gCell capacity  2.74	 on layer (8)	 M8
Average gCell capacity  1.37	 on layer (9)	 M9
Average gCell capacity  0.68	 on layer (10)	 MRDL
Average number of tracks per gCell 21.95	 on layer (1)	 M1
Average number of tracks per gCell 21.95	 on layer (2)	 M2
Average number of tracks per gCell 10.98	 on layer (3)	 M3
Average number of tracks per gCell 10.98	 on layer (4)	 M4
Average number of tracks per gCell 5.49	 on layer (5)	 M5
Average number of tracks per gCell 5.49	 on layer (6)	 M6
Average number of tracks per gCell 2.75	 on layer (7)	 M7
Average number of tracks per gCell 2.75	 on layer (8)	 M8
Average number of tracks per gCell 1.38	 on layer (9)	 M9
Average number of tracks per gCell 0.69	 on layer (10)	 MRDL
Number of gCells = 1705690
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:03 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[End of Build Congestion Map] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Congestion Map] Total (MB): Used 1290  Alloctr 1301  Proc 18568 
Number of partitions: 4 (2 x 2)
Size of partitions: 224 gCells x 224 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used   28  Alloctr   28  Proc    0 
[End of Add Nets Demand] Total (MB): Used 1319  Alloctr 1329  Proc 18568 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:05 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[End of Build Data] Stage (MB): Used  622  Alloctr  624  Proc    0 
[End of Build Data] Total (MB): Used 1319  Alloctr 1329  Proc 18568 
Number of partitions: 9 (3 x 3)
Size of partitions: 160 gCells x 160 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:18 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:01:37 total=0:01:37
[End of Blocked Pin Detection] Stage (MB): Used  106  Alloctr  106  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used 1425  Alloctr 1435  Proc 18568 
Information: Using 8 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (257 gCells)

Start GR phase 0
Number of partitions: 9 (3 x 3)
Size of partitions: 160 gCells x 160 gCells
10% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:18 Elapsed real time: 0:00:03
40% of nets complete Elapsed cpu time: 0:00:23 Elapsed real time: 0:00:03
50% of nets complete Elapsed cpu time: 0:00:30 Elapsed real time: 0:00:04
60% of nets complete Elapsed cpu time: 0:00:40 Elapsed real time: 0:00:06
70% of nets complete Elapsed cpu time: 0:01:19 Elapsed real time: 0:00:15
80% of nets complete Elapsed cpu time: 0:01:23 Elapsed real time: 0:00:19
90% of nets complete Elapsed cpu time: 0:01:27 Elapsed real time: 0:00:24
[rtAllBotParts] Elapsed real time: 0:00:28 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:01:32 total=0:01:32
[rtTop] Elapsed real time: 0:00:07 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:36 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:01:40 total=0:01:40
[End of Initial Routing] Stage (MB): Used  494  Alloctr  497  Proc    0 
[End of Initial Routing] Total (MB): Used 1919  Alloctr 1933  Proc 18568 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow = 14935 Max = 5 GRCs = 14200 (1.04%)
Initial. H routing: Overflow =   185 Max = 2 (GRCs =  16) GRCs =   290 (0.04%)
Initial. V routing: Overflow = 14750 Max = 5 (GRCs =   8) GRCs = 13910 (2.04%)
Initial. M1         Overflow =   141 Max = 2 (GRCs =  12) GRCs =   180 (0.03%)
Initial. M2         Overflow = 14500 Max = 5 (GRCs =   8) GRCs = 13444 (1.97%)
Initial. M3         Overflow =    44 Max = 2 (GRCs =   4) GRCs =   110 (0.02%)
Initial. M4         Overflow =   250 Max = 1 (GRCs = 466) GRCs =   466 (0.07%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 7141776.04
Initial. Layer M1 wire length = 2959664.46
Initial. Layer M2 wire length = 1986876.65
Initial. Layer M3 wire length = 781457.38
Initial. Layer M4 wire length = 1337966.96
Initial. Layer M5 wire length = 43699.19
Initial. Layer M6 wire length = 32055.13
Initial. Layer M7 wire length = 42.89
Initial. Layer M8 wire length = 3.34
Initial. Layer M9 wire length = 10.03
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 1919580
Initial. Via VIA12SQ_C count = 1055577
Initial. Via VIA23SQ_C count = 510057
Initial. Via VIA34SQ_C count = 350124
Initial. Via VIA45SQ_C count = 3154
Initial. Via VIA56SQ_C count = 642
Initial. Via VIA67SQ_C count = 12
Initial. Via VIA78SQ_C count = 8
Initial. Via VIA89_C count = 6
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Number of partitions: 9 (3 x 3)
Size of partitions: 160 gCells x 160 gCells
10% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:03
[rtAllBotParts] Elapsed real time: 0:00:03 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[rtTop] Elapsed real time: 0:00:01 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Number of partitions: 9 (3 x 3)
Size of partitions: 160 gCells x 160 gCells
[updNetsDmd] Elapsed real time: 0:00:02 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:07 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:20
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used 1919  Alloctr 1934  Proc 18568 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   106 Max = 1 GRCs =   282 (0.02%)
phase1. H routing: Overflow =    17 Max = 1 (GRCs =  30) GRCs =    30 (0.00%)
phase1. V routing: Overflow =    89 Max = 1 (GRCs = 252) GRCs =   252 (0.04%)
phase1. M1         Overflow =    17 Max = 1 (GRCs =  30) GRCs =    30 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M4         Overflow =    89 Max = 1 (GRCs = 252) GRCs =   252 (0.04%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 7149242.95
phase1. Layer M1 wire length = 2951756.35
phase1. Layer M2 wire length = 1974472.69
phase1. Layer M3 wire length = 783565.14
phase1. Layer M4 wire length = 1342799.05
phase1. Layer M5 wire length = 55905.79
phase1. Layer M6 wire length = 40687.66
phase1. Layer M7 wire length = 42.89
phase1. Layer M8 wire length = 3.34
phase1. Layer M9 wire length = 10.03
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 1921194
phase1. Via VIA12SQ_C count = 1055171
phase1. Via VIA23SQ_C count = 510389
phase1. Via VIA34SQ_C count = 350755
phase1. Via VIA45SQ_C count = 3799
phase1. Via VIA56SQ_C count = 1054
phase1. Via VIA67SQ_C count = 12
phase1. Via VIA78SQ_C count = 8
phase1. Via VIA89_C count = 6
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:01:09 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:03:57 total=0:03:57
[End of Whole Chip Routing] Stage (MB): Used 1222  Alloctr 1228  Proc    0 
[End of Whole Chip Routing] Total (MB): Used 1919  Alloctr 1934  Proc 18568 

Congestion utilization per direction:
Average vertical track utilization   = 15.94 %
Peak    vertical track utilization   = 63.16 %
Average horizontal track utilization = 16.02 %
Peak    horizontal track utilization = 81.25 %

[End of Global Routing] Elapsed real time: 0:01:09 
[End of Global Routing] Elapsed cpu  time: sys=0:00:01 usr=0:03:59 total=0:04:00
[End of Global Routing] Stage (MB): Used 1219  Alloctr 1226  Proc    0 
[End of Global Routing] Total (MB): Used 1917  Alloctr 1931  Proc 18568 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used -1206  Alloctr -1226  Proc    0 
[End of dbOut] Total (MB): Used   38  Alloctr   39  Proc 18568 
Using per-layer congestion maps for congestion reduction.
Information: 0.01% of design has horizontal routing density above target_routing_density of 0.81.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.81.
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.717 to 0.717. (PLACE-030)
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func@Cmax timingCorner Cmax.  Using corner Cmax for worst leakage corner. (OPT-078)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Nominal = 0.0154663  Design MT = inf  Target = 0.1237300  MaxRC = 0.124260 Fast Target = 0.053908 (OPT-081)
nplLib: default vr hor dist = 1169
nplLib: default vr ver dist = 1169
nplLib: default vr buf size = 1
nplLib: default vr buf size = 2
Placer using max_unbuffered_distance = 1168.94

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   true                
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Start transferring placement data.
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 715034
Timing factor = 1
Non-default weight range: (0.894034, 2.6821)
                             Min         Max         Avg       Stdev        Skew
     Timing Weights     0.894034      2.6821           1    0.418522     3.76951
      Final Weights     0.894034      2.6821           1    0.418522     3.76951
Information: Automatic repeater spreading is enabled.
Information: The net parasitics of block system_top_with_cpu are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 50% done.
coarse place 63% done.
coarse place 75% done.
coarse place 88% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 7.34009e+06
Information: Coarse placer active wire length estimate = 0
Information: Coarse placer weighted wire length estimate = 7.42438e+06
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func@Cmax'. (OPT-909)
----------------------------------------------------------------
Non-default App Option report
All App Options have their default value.
Information: 263 out of 268 LGL-050 messages were not printed due to limit 5 (after 'rtl_opt' at rtla.tcl:14) (MSG-3913)
Information: Ending   rtl_opt / estimation / Congestion/Timing Driven Placement (FLW-8001)
Information: Time: 2025-11-27 01:53:08 / Session:  00:56:26 / Command:  00:55:36 / CPU:  02:57:57 / Memory: 15059 MB (FLW-8100)
Information: Ending   rtl_opt / estimation (FLW-8001)
Information: Time: 2025-11-27 01:53:08 / Session:  00:56:26 / Command:  00:55:37 / CPU:  02:57:57 / Memory: 15059 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / estimation (FLW-8000)
Information: Time: 2025-11-27 01:53:08 / Session:  00:56:26 / Command:  00:55:37 / CPU:  02:57:57 / Memory: 15059 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func@Cmin'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func@Cmax'. (OPT-909)
flowStepUpsInPbo:: using optEnvMonitor()
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell NangateOpenCellLibrary:AND2_X1.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NangateOpenCellLibrary:AND2_X2.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NangateOpenCellLibrary:AND2_X4.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NangateOpenCellLibrary:AND3_X1.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NangateOpenCellLibrary:AND3_X2.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 2.3131 seconds to build cellmap data
INFO: compile_fusion is running in balanced flow mode
Warning: No default buffer/inverter available for voltage areas DEFAULT_VA. (OPT-014)
Warning: Can not find available buffer/inverter lib cells for the site unit. (OPT-016)
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'LIB:system_top_with_cpu.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (13780320 13777280)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: Cannot find default buffer/inverter for VA DEFAULT_VA with Block Hierarchy . (OPT-043)
Error: Cannot find usable buffers or inverters. (OPT-045)

Information: The stitching and editing of coupling caps is turned OFF for design 'LIB:system_top_with_cpu.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (13780320 13777280)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: Flow step returns Error: fc/initial_opto/physicalInitial/initialOptoEarlyUpsInit (FLW-2543)
Error: Flow status set to Error by step: fc/initial_opto/physicalInitial/initialOptoEarlyUpsInit (FLW-1762)
Information: 263 out of 268 LGL-050 messages were not printed due to limit 5 (after 'rtl_opt' at rtla.tcl:14) (MSG-3913)
Warning: Attempt to run step fc/initial_opto/optimizeNetlist with flow status in error. (FLW-2306)
Error: Flow status set to Error by step: fc/initial_opto/optimizeNetlist (FLW-1762)
Information: Ending   rtl_opt / estimation (FLW-8001)
Information: Time: 2025-11-27 01:53:29 / Session:  00:56:47 / Command:  00:55:57 / CPU:  02:58:35 / Memory: 15059 MB (FLW-8100)
Warning: No default buffer/inverter available for voltage areas DEFAULT_VA. (OPT-014)
Warning: Can not find available buffer/inverter lib cells for the site unit. (OPT-016)
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)



INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 9 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 19 unique error and warning message tags while observing fast: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  0 FLW-2306  WARNING   Warning: Attempt to run step fc/initial_opto/optimizeNetlist... (MSG-3032)
Information:     1     1  0 FLW-2543  WARNING   Warning: Flow step returns Error: fc/initial_opto/physicalIn... (MSG-3032)
Information:     1     1  1 SQM-1040  WARNING   No cell bus will be mapped to multibit because there is no m... (MSG-3032)
Information:     1     1  0 DFT-2193  WARNING   Warning: DFT IP not instantiated successfully (DFT-2193)        (MSG-3032)
Information:     1     1  0 DFT-1107  WARNING   Warning: Skipping scan synthesis: no DFT setup has been dete... (MSG-3032)
Information:     2     2  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:   584    73  0 VW-007    WARNING   Warning: Net name 'N_587' is omitted from the output file, b... (MSG-3032)
Information:    10    10  0 DMM-115   WARNING   Warning: Auto deriving 'vertical' routing direction for laye... (MSG-3032)
Information:    38  1447 10 POW-116   WARNING   Warning: Net 'gen_y[1].gen_x[1].cpu_inst/EX_FPU/DuI/END/mult... (MSG-3032)
Information:    10    10  0 ZRT-720   WARNING   Warning: Port  Q at {{688.535,1377.703} {688.585,1377.753}} ... (MSG-3032)
Information:   496   496  0 ZRT-763   WARNING   Warning: Cell gen_y[1].gen_x[1].nb_inst/neuron_cores[2].neur... (MSG-3032)
Information:     2     2  0 OPT-070   WARNING   Warning: Cannot find any default max transition constraint o... (MSG-3032)
Information:    15    15  5 LGL-050   WARNING   Warning: Library cell NangateOpenCellLibrary:AND3_X2.frame i... (MSG-3032)
Information:     2     2  0 OPT-014   WARNING   Warning: No default buffer/inverter available for voltage ar... (MSG-3032)
Information:     2     2  0 OPT-016   WARNING   Warning: Can not find available buffer/inverter lib cells fo... (MSG-3032)
Information:     1     1  0 OPT-043   WARNING   Warning: Cannot find default buffer/inverter for VA DEFAULT_... (MSG-3032)
Information:    19    16  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:     2     2  0 FLW-1762  ERROR     Error: Flow status set to Error by step: fc/initial_opto/opt... (MSG-3032)
Information:     1     1  0 OPT-045   ERROR     Error: Cannot find usable buffers or inverters. (OPT-045)       (MSG-3032)
Information:  1189  2084  3       19  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 2084 error&warning MSGs observed during fast (MSG-3103)
Error: FAST compile failed.
Information: Ending   'rtl_opt' (FLW-8001)
Information: Time: 2025-11-27 01:53:31 / Session:  00:56:49 / Command:  00:56:00 / CPU:  02:58:37 / Memory: 15059 MB (FLW-8100)
set_rtl_power_analysis_options -scenario func@Cmax -design system_top_with_cpu -strip_path system_top_with_cpu_tb/dut -fsdb "../../cpu/novas.fsdb" -output_dir RTLA_WORKSPACE
1
save_block
Information: Saving block 'LIB:system_top_with_cpu.design'
1
save_lib
Saving library 'LIB'
1
export_power_data
Information: exporting data
Error: Issue detected during rtl_opt see logfile for details. Aborting export_data.
      	Use error_info for more info. (CMD-013)
Information: script '/storage/e19129/projects/neuromorphic/e17-4yp-Neuromorphic-NoC-Architecture-for-SNNs/code/power/power_v2/rtla.tcl'
            	stopped at line 20 due to error. (CMD-081)
Extended error info:
Issue detected during rtl_opt see logfile for details. Aborting export_data.
    invoked from within
"::pprtl_common::_return "Issue detected during rtl_opt see logfile for details. Aborting export_data." -msg_type hard_error"
    (procedure "export_data" line 28)
    invoked from within
"::export_data $output_dir"
    (procedure "export_power_data" line 10)
    invoked from within
"export_power_data"
    (file "/storage/e19129/projects/neuromorphic/e17-4yp-Neuromorphic-NoC-Architecture-for-SNNs/code/power/power_v2/rtla.tcl" line 20)
 -- End Extended Error Info
rtl_shell> 