<stg><name>SHA1ProcessMessageBlock</name>


<trans_list>

<trans id="1243" from="1" to="2">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="2" to="3">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="3" to="4">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="4" to="5">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="5" to="6">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1248" from="6" to="7">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="7" to="8">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="8" to="9">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="9" to="10">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="10" to="11">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1253" from="11" to="12">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="12" to="13">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="13" to="14">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="14" to="15">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="15" to="16">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="16" to="17">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="17" to="18">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="18" to="19">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="19" to="20">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="20" to="21">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="21" to="22">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="22" to="23">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="23" to="24">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="24" to="25">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="25" to="26">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="26" to="27">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="27" to="28">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="28" to="29">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="29" to="30">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="30" to="31">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="31" to="32">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="32" to="33">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="33" to="34">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="34" to="35">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="35" to="36">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="36" to="37">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="37" to="38">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="38" to="39">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="39" to="40">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="40" to="41">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="41" to="42">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="42" to="43">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="43" to="44">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="44" to="45">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="45" to="46">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="46" to="47">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="47" to="48">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="48" to="49">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="49" to="50">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="50" to="51">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="51" to="52">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="52" to="53">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="53" to="54">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="54" to="55">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="55" to="56">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="56" to="57">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="57" to="58">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="58" to="59">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="59" to="60">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="60" to="61">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="61" to="62">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="62" to="63">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="63" to="64">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="64" to="65">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="65" to="66">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="66" to="67">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="67" to="68">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="68" to="69">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="69" to="70">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="70" to="71">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="71" to="72">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="72" to="73">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="73" to="74">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="74" to="75">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="75" to="76">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="76" to="77">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="77" to="78">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="78" to="79">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="79" to="80">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="80" to="81">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="81" to="82">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="82" to="83">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="83" to="84">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="84" to="85">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="85" to="86">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="86" to="87">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="87" to="88">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="88" to="89">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="89" to="90">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="90" to="91">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="91" to="92">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="92" to="93">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="93" to="94">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="94" to="95">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="95" to="96">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="96" to="97">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="97" to="98">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="98" to="99">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="99" to="100">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="100" to="101">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="101" to="102">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="102" to="103">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="103" to="104">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="104" to="105">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="105" to="106">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="106" to="107">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="107" to="108">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="108" to="109">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="109" to="110">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="110" to="111">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="111" to="112">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="112" to="113">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="113" to="114">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="114" to="115">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="115" to="116">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="116" to="117">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="117" to="118">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="118" to="119">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="119" to="120">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="120" to="121">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="121" to="122">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="122" to="123">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="123" to="124">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="124" to="125">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="125" to="126">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="126" to="127">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="127" to="128">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="128" to="129">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="129" to="130">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="130" to="131">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="131" to="132">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="132" to="133">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="133" to="134">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="134" to="135">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="135" to="136">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="136" to="137">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="137" to="138">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="138" to="139">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="139" to="140">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1382" from="140" to="141">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1383" from="141" to="142">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1384" from="142" to="143">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="143" to="144">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="144" to="145">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="145" to="146">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="146" to="147">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="147" to="148">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="148" to="149">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="149" to="150">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="150" to="151">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1393" from="151" to="152">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="152" to="153">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="153" to="154">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="154" to="155">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="155" to="156">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="156" to="157">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="157" to="158">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="158" to="159">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="159" to="160">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="688" op_0_bw="688" op_1_bw="688">
<![CDATA[
.preheader8.preheader:3  %context_read = call i688 @_ssdm_op_Read.ap_auto.i688P(i688* %context)

]]></node>
<StgValue><ssdm name="context_read"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:4  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 184, i32 191)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:5  %tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 192, i32 199)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:6  %tmp = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 176, i32 183)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:7  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 200, i32 207)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:9  %tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 216, i32 223)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:10  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 224, i32 231)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:11  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 208, i32 215)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:12  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 232, i32 239)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:14  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 248, i32 255)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:15  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 256, i32 263)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:16  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 240, i32 247)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:17  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 264, i32 271)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:19  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 280, i32 287)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:20  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 288, i32 295)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:21  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 272, i32 279)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:22  %tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 296, i32 303)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:24  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 312, i32 319)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:25  %tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 320, i32 327)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:26  %tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 304, i32 311)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:27  %tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 328, i32 335)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:29  %tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 344, i32 351)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:30  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 352, i32 359)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:31  %tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 336, i32 343)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:32  %tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 360, i32 367)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:34  %tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 376, i32 383)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:35  %tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 384, i32 391)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:36  %tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 368, i32 375)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:37  %tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 392, i32 399)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:39  %tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 408, i32 415)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:40  %tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 416, i32 423)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:41  %tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 400, i32 407)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:42  %tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 424, i32 431)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:44  %tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 440, i32 447)

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:45  %tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 448, i32 455)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:46  %tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 432, i32 439)

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:47  %tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 456, i32 463)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:49  %tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 472, i32 479)

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:50  %tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 480, i32 487)

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:51  %tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 464, i32 471)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:52  %tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 488, i32 495)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:54  %tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 504, i32 511)

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:55  %tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 512, i32 519)

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:56  %tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 496, i32 503)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:57  %tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 520, i32 527)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:59  %tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 536, i32 543)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:60  %tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 544, i32 551)

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:61  %tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 528, i32 535)

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:62  %tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 552, i32 559)

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:64  %tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 568, i32 575)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:65  %tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 576, i32 583)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:66  %tmp_49 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 560, i32 567)

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:67  %tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 584, i32 591)

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:69  %tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 600, i32 607)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:70  %tmp_52 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 608, i32 615)

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:71  %tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 592, i32 599)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:72  %tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 616, i32 623)

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:74  %tmp_55 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 632, i32 639)

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:75  %tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 640, i32 647)

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:76  %tmp_57 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 624, i32 631)

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:77  %tmp_63 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 648, i32 655)

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:79  %tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 664, i32 671)

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:80  %tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 672, i32 679)

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:81  %tmp_66 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 656, i32 663)

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:82  %tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 680, i32 687)

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="688">
<![CDATA[
.preheader8.preheader:340  %A = trunc i688 %context_read to i32

]]></node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:341  %B = call i32 @_ssdm_op_PartSelect.i32.i688.i32.i32(i688 %context_read, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:342  %C = call i32 @_ssdm_op_PartSelect.i32.i688.i32.i32(i688 %context_read, i32 64, i32 95)

]]></node>
<StgValue><ssdm name="C"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:343  %D = call i32 @_ssdm_op_PartSelect.i32.i688.i32.i32(i688 %context_read, i32 96, i32 127)

]]></node>
<StgValue><ssdm name="D"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:344  %E = call i32 @_ssdm_op_PartSelect.i32.i688.i32.i32(i688 %context_read, i32 128, i32 159)

]]></node>
<StgValue><ssdm name="E"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="2" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32">
<![CDATA[
.preheader8.preheader:345  %K_load = load i32* getelementptr inbounds ([4 x i32]* @K, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="K_load"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:346  %tmp_69 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %A)

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:8  %W_0 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp, i8 %tmp_1, i8 %tmp_2, i8 %tmp_7)

]]></node>
<StgValue><ssdm name="W_0"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32">
<![CDATA[
.preheader8.preheader:345  %K_load = load i32* getelementptr inbounds ([4 x i32]* @K, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="K_load"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:347  %tmp_70 = and i32 %B, %C

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:348  %tmp_71 = xor i32 %B, -1

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:349  %tmp_72 = and i32 %D, %tmp_71

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:350  %tmp_73 = or i32 %tmp_70, %tmp_72

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:351  %tmp130 = add i32 %E, %K_load

]]></node>
<StgValue><ssdm name="tmp130"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:352  %tmp131 = add i32 %W_0, %tmp_73

]]></node>
<StgValue><ssdm name="tmp131"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:353  %tmp132 = add i32 %tmp_69, %tmp131

]]></node>
<StgValue><ssdm name="tmp132"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:354  %temp = add i32 %tmp130, %tmp132

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="243" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:355  %C_1 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %B)

]]></node>
<StgValue><ssdm name="C_1"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:356  %tmp_33_1 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp)

]]></node>
<StgValue><ssdm name="tmp_33_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:13  %W_1 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_s, i8 %tmp_3, i8 %tmp_4, i8 %tmp_5)

]]></node>
<StgValue><ssdm name="W_1"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:357  %tmp_34_1 = and i32 %A, %C_1

]]></node>
<StgValue><ssdm name="tmp_34_1"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:358  %tmp_35_1 = xor i32 %A, -1

]]></node>
<StgValue><ssdm name="tmp_35_1"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:359  %tmp_36_1 = and i32 %C, %tmp_35_1

]]></node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:360  %tmp_37_1 = or i32 %tmp_34_1, %tmp_36_1

]]></node>
<StgValue><ssdm name="tmp_37_1"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:361  %tmp133 = add i32 %D, %K_load

]]></node>
<StgValue><ssdm name="tmp133"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:362  %tmp134 = add i32 %W_1, %tmp_37_1

]]></node>
<StgValue><ssdm name="tmp134"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:363  %tmp135 = add i32 %tmp_33_1, %tmp134

]]></node>
<StgValue><ssdm name="tmp135"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:364  %temp_s = add i32 %tmp133, %tmp135

]]></node>
<StgValue><ssdm name="temp_s"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="254" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:365  %C_1_1 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %A)

]]></node>
<StgValue><ssdm name="C_1_1"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:366  %tmp_33_2 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_s)

]]></node>
<StgValue><ssdm name="tmp_33_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:18  %W_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_9, i8 %tmp_6, i8 %tmp_8, i8 %tmp_10)

]]></node>
<StgValue><ssdm name="W_2"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:367  %tmp_34_2 = and i32 %temp, %C_1_1

]]></node>
<StgValue><ssdm name="tmp_34_2"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:368  %tmp_35_2 = xor i32 %temp, -1

]]></node>
<StgValue><ssdm name="tmp_35_2"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:369  %tmp_36_2 = and i32 %C_1, %tmp_35_2

]]></node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:370  %tmp_37_2 = or i32 %tmp_34_2, %tmp_36_2

]]></node>
<StgValue><ssdm name="tmp_37_2"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:371  %tmp136 = add i32 %C, %K_load

]]></node>
<StgValue><ssdm name="tmp136"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:372  %tmp137 = add i32 %W_2, %tmp_37_2

]]></node>
<StgValue><ssdm name="tmp137"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:373  %tmp138 = add i32 %tmp_33_2, %tmp137

]]></node>
<StgValue><ssdm name="tmp138"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:374  %temp_1 = add i32 %tmp136, %tmp138

]]></node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="265" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:375  %C_1_2 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp)

]]></node>
<StgValue><ssdm name="C_1_2"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:376  %tmp_33_3 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_1)

]]></node>
<StgValue><ssdm name="tmp_33_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:23  %W_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_13, i8 %tmp_11, i8 %tmp_12, i8 %tmp_14)

]]></node>
<StgValue><ssdm name="W_3"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:377  %tmp_34_3 = and i32 %temp_s, %C_1_2

]]></node>
<StgValue><ssdm name="tmp_34_3"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:378  %tmp_35_3 = xor i32 %temp_s, -1

]]></node>
<StgValue><ssdm name="tmp_35_3"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:379  %tmp_36_3 = and i32 %C_1_1, %tmp_35_3

]]></node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:380  %tmp_37_3 = or i32 %tmp_34_3, %tmp_36_3

]]></node>
<StgValue><ssdm name="tmp_37_3"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:381  %tmp139 = add i32 %C_1, %K_load

]]></node>
<StgValue><ssdm name="tmp139"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:382  %tmp140 = add i32 %W_3, %tmp_37_3

]]></node>
<StgValue><ssdm name="tmp140"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:383  %tmp141 = add i32 %tmp_33_3, %tmp140

]]></node>
<StgValue><ssdm name="tmp141"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:384  %temp_2 = add i32 %tmp139, %tmp141

]]></node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="276" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:385  %C_1_3 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_s)

]]></node>
<StgValue><ssdm name="C_1_3"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:386  %tmp_33_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_2)

]]></node>
<StgValue><ssdm name="tmp_33_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:28  %W_4 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_17, i8 %tmp_15, i8 %tmp_16, i8 %tmp_18)

]]></node>
<StgValue><ssdm name="W_4"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:387  %tmp_34_4 = and i32 %temp_1, %C_1_3

]]></node>
<StgValue><ssdm name="tmp_34_4"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:388  %tmp_35_4 = xor i32 %temp_1, -1

]]></node>
<StgValue><ssdm name="tmp_35_4"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:389  %tmp_36_4 = and i32 %C_1_2, %tmp_35_4

]]></node>
<StgValue><ssdm name="tmp_36_4"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:390  %tmp_37_4 = or i32 %tmp_34_4, %tmp_36_4

]]></node>
<StgValue><ssdm name="tmp_37_4"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:391  %tmp142 = add i32 %C_1_1, %K_load

]]></node>
<StgValue><ssdm name="tmp142"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:392  %tmp143 = add i32 %W_4, %tmp_37_4

]]></node>
<StgValue><ssdm name="tmp143"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:393  %tmp144 = add i32 %tmp_33_4, %tmp143

]]></node>
<StgValue><ssdm name="tmp144"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:394  %temp_4 = add i32 %tmp142, %tmp144

]]></node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="287" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:395  %C_1_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_1)

]]></node>
<StgValue><ssdm name="C_1_4"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:396  %tmp_33_5 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_4)

]]></node>
<StgValue><ssdm name="tmp_33_5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="289" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:33  %W_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_21, i8 %tmp_19, i8 %tmp_20, i8 %tmp_22)

]]></node>
<StgValue><ssdm name="W_5"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:397  %tmp_34_5 = and i32 %temp_2, %C_1_4

]]></node>
<StgValue><ssdm name="tmp_34_5"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:398  %tmp_35_5 = xor i32 %temp_2, -1

]]></node>
<StgValue><ssdm name="tmp_35_5"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:399  %tmp_36_5 = and i32 %C_1_3, %tmp_35_5

]]></node>
<StgValue><ssdm name="tmp_36_5"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:400  %tmp_37_5 = or i32 %tmp_34_5, %tmp_36_5

]]></node>
<StgValue><ssdm name="tmp_37_5"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:401  %tmp145 = add i32 %C_1_2, %K_load

]]></node>
<StgValue><ssdm name="tmp145"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:402  %tmp146 = add i32 %W_5, %tmp_37_5

]]></node>
<StgValue><ssdm name="tmp146"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:403  %tmp147 = add i32 %tmp_33_5, %tmp146

]]></node>
<StgValue><ssdm name="tmp147"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:404  %temp_5 = add i32 %tmp145, %tmp147

]]></node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="298" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:405  %C_1_5 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_2)

]]></node>
<StgValue><ssdm name="C_1_5"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:406  %tmp_33_6 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_5)

]]></node>
<StgValue><ssdm name="tmp_33_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="300" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:38  %W_6 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_25, i8 %tmp_23, i8 %tmp_24, i8 %tmp_26)

]]></node>
<StgValue><ssdm name="W_6"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:407  %tmp_34_6 = and i32 %temp_4, %C_1_5

]]></node>
<StgValue><ssdm name="tmp_34_6"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:408  %tmp_35_6 = xor i32 %temp_4, -1

]]></node>
<StgValue><ssdm name="tmp_35_6"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:409  %tmp_36_6 = and i32 %C_1_4, %tmp_35_6

]]></node>
<StgValue><ssdm name="tmp_36_6"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:410  %tmp_37_6 = or i32 %tmp_34_6, %tmp_36_6

]]></node>
<StgValue><ssdm name="tmp_37_6"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:411  %tmp148 = add i32 %C_1_3, %K_load

]]></node>
<StgValue><ssdm name="tmp148"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:412  %tmp149 = add i32 %W_6, %tmp_37_6

]]></node>
<StgValue><ssdm name="tmp149"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:413  %tmp150 = add i32 %tmp_33_6, %tmp149

]]></node>
<StgValue><ssdm name="tmp150"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:414  %temp_6 = add i32 %tmp148, %tmp150

]]></node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="309" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:415  %C_1_6 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_4)

]]></node>
<StgValue><ssdm name="C_1_6"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:416  %tmp_33_7 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_6)

]]></node>
<StgValue><ssdm name="tmp_33_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="311" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:43  %W_7 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_29, i8 %tmp_27, i8 %tmp_28, i8 %tmp_30)

]]></node>
<StgValue><ssdm name="W_7"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:417  %tmp_34_7 = and i32 %temp_5, %C_1_6

]]></node>
<StgValue><ssdm name="tmp_34_7"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:418  %tmp_35_7 = xor i32 %temp_5, -1

]]></node>
<StgValue><ssdm name="tmp_35_7"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:419  %tmp_36_7 = and i32 %C_1_5, %tmp_35_7

]]></node>
<StgValue><ssdm name="tmp_36_7"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:420  %tmp_37_7 = or i32 %tmp_34_7, %tmp_36_7

]]></node>
<StgValue><ssdm name="tmp_37_7"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:421  %tmp151 = add i32 %C_1_4, %K_load

]]></node>
<StgValue><ssdm name="tmp151"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:422  %tmp152 = add i32 %W_7, %tmp_37_7

]]></node>
<StgValue><ssdm name="tmp152"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:423  %tmp153 = add i32 %tmp_33_7, %tmp152

]]></node>
<StgValue><ssdm name="tmp153"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:424  %temp_7 = add i32 %tmp151, %tmp153

]]></node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="320" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:425  %C_1_7 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_5)

]]></node>
<StgValue><ssdm name="C_1_7"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="428" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:426  %tmp_33_8 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_7)

]]></node>
<StgValue><ssdm name="tmp_33_8"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="322" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:48  %W_8 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_33, i8 %tmp_31, i8 %tmp_32, i8 %tmp_34)

]]></node>
<StgValue><ssdm name="W_8"/></StgValue>
</operation>

<operation id="323" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:427  %tmp_34_8 = and i32 %temp_6, %C_1_7

]]></node>
<StgValue><ssdm name="tmp_34_8"/></StgValue>
</operation>

<operation id="324" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:428  %tmp_35_8 = xor i32 %temp_6, -1

]]></node>
<StgValue><ssdm name="tmp_35_8"/></StgValue>
</operation>

<operation id="325" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:429  %tmp_36_8 = and i32 %C_1_6, %tmp_35_8

]]></node>
<StgValue><ssdm name="tmp_36_8"/></StgValue>
</operation>

<operation id="326" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:430  %tmp_37_8 = or i32 %tmp_34_8, %tmp_36_8

]]></node>
<StgValue><ssdm name="tmp_37_8"/></StgValue>
</operation>

<operation id="327" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:431  %tmp154 = add i32 %C_1_5, %K_load

]]></node>
<StgValue><ssdm name="tmp154"/></StgValue>
</operation>

<operation id="328" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:432  %tmp155 = add i32 %W_8, %tmp_37_8

]]></node>
<StgValue><ssdm name="tmp155"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:433  %tmp156 = add i32 %tmp_33_8, %tmp155

]]></node>
<StgValue><ssdm name="tmp156"/></StgValue>
</operation>

<operation id="330" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:434  %temp_8 = add i32 %tmp154, %tmp156

]]></node>
<StgValue><ssdm name="temp_8"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="331" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="437" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:435  %C_1_8 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_6)

]]></node>
<StgValue><ssdm name="C_1_8"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="438" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:436  %tmp_33_9 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_8)

]]></node>
<StgValue><ssdm name="tmp_33_9"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="333" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:53  %W_9 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_37, i8 %tmp_35, i8 %tmp_36, i8 %tmp_38)

]]></node>
<StgValue><ssdm name="W_9"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:437  %tmp_34_9 = and i32 %temp_7, %C_1_8

]]></node>
<StgValue><ssdm name="tmp_34_9"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:438  %tmp_35_9 = xor i32 %temp_7, -1

]]></node>
<StgValue><ssdm name="tmp_35_9"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:439  %tmp_36_9 = and i32 %C_1_7, %tmp_35_9

]]></node>
<StgValue><ssdm name="tmp_36_9"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:440  %tmp_37_9 = or i32 %tmp_34_9, %tmp_36_9

]]></node>
<StgValue><ssdm name="tmp_37_9"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:441  %tmp157 = add i32 %C_1_6, %K_load

]]></node>
<StgValue><ssdm name="tmp157"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:442  %tmp158 = add i32 %W_9, %tmp_37_9

]]></node>
<StgValue><ssdm name="tmp158"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:443  %tmp159 = add i32 %tmp_33_9, %tmp158

]]></node>
<StgValue><ssdm name="tmp159"/></StgValue>
</operation>

<operation id="341" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:444  %temp_9 = add i32 %tmp157, %tmp159

]]></node>
<StgValue><ssdm name="temp_9"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="342" st_id="21" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:445  %C_1_9 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_7)

]]></node>
<StgValue><ssdm name="C_1_9"/></StgValue>
</operation>

<operation id="343" st_id="21" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:446  %tmp_33_s = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_9)

]]></node>
<StgValue><ssdm name="tmp_33_s"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="344" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:58  %W_10 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_41, i8 %tmp_39, i8 %tmp_40, i8 %tmp_42)

]]></node>
<StgValue><ssdm name="W_10"/></StgValue>
</operation>

<operation id="345" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:447  %tmp_34_s = and i32 %temp_8, %C_1_9

]]></node>
<StgValue><ssdm name="tmp_34_s"/></StgValue>
</operation>

<operation id="346" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:448  %tmp_35_s = xor i32 %temp_8, -1

]]></node>
<StgValue><ssdm name="tmp_35_s"/></StgValue>
</operation>

<operation id="347" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:449  %tmp_36_s = and i32 %C_1_8, %tmp_35_s

]]></node>
<StgValue><ssdm name="tmp_36_s"/></StgValue>
</operation>

<operation id="348" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:450  %tmp_37_s = or i32 %tmp_34_s, %tmp_36_s

]]></node>
<StgValue><ssdm name="tmp_37_s"/></StgValue>
</operation>

<operation id="349" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:451  %tmp160 = add i32 %C_1_7, %K_load

]]></node>
<StgValue><ssdm name="tmp160"/></StgValue>
</operation>

<operation id="350" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:452  %tmp161 = add i32 %W_10, %tmp_37_s

]]></node>
<StgValue><ssdm name="tmp161"/></StgValue>
</operation>

<operation id="351" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:453  %tmp162 = add i32 %tmp_33_s, %tmp161

]]></node>
<StgValue><ssdm name="tmp162"/></StgValue>
</operation>

<operation id="352" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:454  %temp_3 = add i32 %tmp160, %tmp162

]]></node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="353" st_id="23" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:455  %C_1_s = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_8)

]]></node>
<StgValue><ssdm name="C_1_s"/></StgValue>
</operation>

<operation id="354" st_id="23" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="458" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:456  %tmp_33_10 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_3)

]]></node>
<StgValue><ssdm name="tmp_33_10"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="355" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:63  %W_11 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_45, i8 %tmp_43, i8 %tmp_44, i8 %tmp_46)

]]></node>
<StgValue><ssdm name="W_11"/></StgValue>
</operation>

<operation id="356" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:457  %tmp_34_10 = and i32 %temp_9, %C_1_s

]]></node>
<StgValue><ssdm name="tmp_34_10"/></StgValue>
</operation>

<operation id="357" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:458  %tmp_35_10 = xor i32 %temp_9, -1

]]></node>
<StgValue><ssdm name="tmp_35_10"/></StgValue>
</operation>

<operation id="358" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:459  %tmp_36_10 = and i32 %C_1_9, %tmp_35_10

]]></node>
<StgValue><ssdm name="tmp_36_10"/></StgValue>
</operation>

<operation id="359" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:460  %tmp_37_10 = or i32 %tmp_34_10, %tmp_36_10

]]></node>
<StgValue><ssdm name="tmp_37_10"/></StgValue>
</operation>

<operation id="360" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:461  %tmp163 = add i32 %C_1_8, %K_load

]]></node>
<StgValue><ssdm name="tmp163"/></StgValue>
</operation>

<operation id="361" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:462  %tmp164 = add i32 %W_11, %tmp_37_10

]]></node>
<StgValue><ssdm name="tmp164"/></StgValue>
</operation>

<operation id="362" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:463  %tmp165 = add i32 %tmp_33_10, %tmp164

]]></node>
<StgValue><ssdm name="tmp165"/></StgValue>
</operation>

<operation id="363" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:464  %temp_10 = add i32 %tmp163, %tmp165

]]></node>
<StgValue><ssdm name="temp_10"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="364" st_id="25" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:465  %C_1_10 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_9)

]]></node>
<StgValue><ssdm name="C_1_10"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="468" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:466  %tmp_33_11 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_10)

]]></node>
<StgValue><ssdm name="tmp_33_11"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="366" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:68  %W_12 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_49, i8 %tmp_47, i8 %tmp_48, i8 %tmp_50)

]]></node>
<StgValue><ssdm name="W_12"/></StgValue>
</operation>

<operation id="367" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:467  %tmp_34_11 = and i32 %temp_3, %C_1_10

]]></node>
<StgValue><ssdm name="tmp_34_11"/></StgValue>
</operation>

<operation id="368" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:468  %tmp_35_11 = xor i32 %temp_3, -1

]]></node>
<StgValue><ssdm name="tmp_35_11"/></StgValue>
</operation>

<operation id="369" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:469  %tmp_36_11 = and i32 %C_1_s, %tmp_35_11

]]></node>
<StgValue><ssdm name="tmp_36_11"/></StgValue>
</operation>

<operation id="370" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:470  %tmp_37_11 = or i32 %tmp_34_11, %tmp_36_11

]]></node>
<StgValue><ssdm name="tmp_37_11"/></StgValue>
</operation>

<operation id="371" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:471  %tmp166 = add i32 %C_1_9, %K_load

]]></node>
<StgValue><ssdm name="tmp166"/></StgValue>
</operation>

<operation id="372" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:472  %tmp167 = add i32 %W_12, %tmp_37_11

]]></node>
<StgValue><ssdm name="tmp167"/></StgValue>
</operation>

<operation id="373" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:473  %tmp168 = add i32 %tmp_33_11, %tmp167

]]></node>
<StgValue><ssdm name="tmp168"/></StgValue>
</operation>

<operation id="374" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:474  %temp_11 = add i32 %tmp166, %tmp168

]]></node>
<StgValue><ssdm name="temp_11"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="375" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="477" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:475  %C_1_11 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_3)

]]></node>
<StgValue><ssdm name="C_1_11"/></StgValue>
</operation>

<operation id="376" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="478" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:476  %tmp_33_12 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_11)

]]></node>
<StgValue><ssdm name="tmp_33_12"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="377" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:73  %W_13 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_53, i8 %tmp_51, i8 %tmp_52, i8 %tmp_54)

]]></node>
<StgValue><ssdm name="W_13"/></StgValue>
</operation>

<operation id="378" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:477  %tmp_34_12 = and i32 %temp_10, %C_1_11

]]></node>
<StgValue><ssdm name="tmp_34_12"/></StgValue>
</operation>

<operation id="379" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:478  %tmp_35_12 = xor i32 %temp_10, -1

]]></node>
<StgValue><ssdm name="tmp_35_12"/></StgValue>
</operation>

<operation id="380" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:479  %tmp_36_12 = and i32 %C_1_10, %tmp_35_12

]]></node>
<StgValue><ssdm name="tmp_36_12"/></StgValue>
</operation>

<operation id="381" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:480  %tmp_37_12 = or i32 %tmp_34_12, %tmp_36_12

]]></node>
<StgValue><ssdm name="tmp_37_12"/></StgValue>
</operation>

<operation id="382" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:481  %tmp169 = add i32 %C_1_s, %K_load

]]></node>
<StgValue><ssdm name="tmp169"/></StgValue>
</operation>

<operation id="383" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:482  %tmp170 = add i32 %W_13, %tmp_37_12

]]></node>
<StgValue><ssdm name="tmp170"/></StgValue>
</operation>

<operation id="384" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:483  %tmp171 = add i32 %tmp_33_12, %tmp170

]]></node>
<StgValue><ssdm name="tmp171"/></StgValue>
</operation>

<operation id="385" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:484  %temp_12 = add i32 %tmp169, %tmp171

]]></node>
<StgValue><ssdm name="temp_12"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="386" st_id="29" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:485  %C_1_12 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_10)

]]></node>
<StgValue><ssdm name="C_1_12"/></StgValue>
</operation>

<operation id="387" st_id="29" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="488" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:486  %tmp_33_13 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_12)

]]></node>
<StgValue><ssdm name="tmp_33_13"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="388" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:78  %W_14 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_57, i8 %tmp_55, i8 %tmp_56, i8 %tmp_63)

]]></node>
<StgValue><ssdm name="W_14"/></StgValue>
</operation>

<operation id="389" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:487  %tmp_34_13 = and i32 %temp_11, %C_1_12

]]></node>
<StgValue><ssdm name="tmp_34_13"/></StgValue>
</operation>

<operation id="390" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:488  %tmp_35_13 = xor i32 %temp_11, -1

]]></node>
<StgValue><ssdm name="tmp_35_13"/></StgValue>
</operation>

<operation id="391" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:489  %tmp_36_13 = and i32 %C_1_11, %tmp_35_13

]]></node>
<StgValue><ssdm name="tmp_36_13"/></StgValue>
</operation>

<operation id="392" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:490  %tmp_37_13 = or i32 %tmp_34_13, %tmp_36_13

]]></node>
<StgValue><ssdm name="tmp_37_13"/></StgValue>
</operation>

<operation id="393" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:491  %tmp172 = add i32 %C_1_10, %K_load

]]></node>
<StgValue><ssdm name="tmp172"/></StgValue>
</operation>

<operation id="394" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:492  %tmp173 = add i32 %W_14, %tmp_37_13

]]></node>
<StgValue><ssdm name="tmp173"/></StgValue>
</operation>

<operation id="395" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:493  %tmp174 = add i32 %tmp_33_13, %tmp173

]]></node>
<StgValue><ssdm name="tmp174"/></StgValue>
</operation>

<operation id="396" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:494  %temp_13 = add i32 %tmp172, %tmp174

]]></node>
<StgValue><ssdm name="temp_13"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="397" st_id="31" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:495  %C_1_13 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_11)

]]></node>
<StgValue><ssdm name="C_1_13"/></StgValue>
</operation>

<operation id="398" st_id="31" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:496  %tmp_33_14 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_13)

]]></node>
<StgValue><ssdm name="tmp_33_14"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="399" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:83  %W_15 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_66, i8 %tmp_64, i8 %tmp_65, i8 %tmp_67)

]]></node>
<StgValue><ssdm name="W_15"/></StgValue>
</operation>

<operation id="400" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:497  %tmp_34_14 = and i32 %temp_12, %C_1_13

]]></node>
<StgValue><ssdm name="tmp_34_14"/></StgValue>
</operation>

<operation id="401" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:498  %tmp_35_14 = xor i32 %temp_12, -1

]]></node>
<StgValue><ssdm name="tmp_35_14"/></StgValue>
</operation>

<operation id="402" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:499  %tmp_36_14 = and i32 %C_1_12, %tmp_35_14

]]></node>
<StgValue><ssdm name="tmp_36_14"/></StgValue>
</operation>

<operation id="403" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:500  %tmp_37_14 = or i32 %tmp_34_14, %tmp_36_14

]]></node>
<StgValue><ssdm name="tmp_37_14"/></StgValue>
</operation>

<operation id="404" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:501  %tmp175 = add i32 %C_1_11, %K_load

]]></node>
<StgValue><ssdm name="tmp175"/></StgValue>
</operation>

<operation id="405" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:502  %tmp176 = add i32 %W_15, %tmp_37_14

]]></node>
<StgValue><ssdm name="tmp176"/></StgValue>
</operation>

<operation id="406" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:503  %tmp177 = add i32 %tmp_33_14, %tmp176

]]></node>
<StgValue><ssdm name="tmp177"/></StgValue>
</operation>

<operation id="407" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:504  %temp_14 = add i32 %tmp175, %tmp177

]]></node>
<StgValue><ssdm name="temp_14"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="408" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:84  %tmp1 = xor i32 %W_8, %W_13

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="409" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:85  %tmp2 = xor i32 %W_2, %W_0

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="410" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:86  %tmp_68 = xor i32 %tmp2, %tmp1

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="411" st_id="33" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:87  %W_16 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_68)

]]></node>
<StgValue><ssdm name="W_16"/></StgValue>
</operation>

<operation id="412" st_id="33" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:505  %C_1_14 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_12)

]]></node>
<StgValue><ssdm name="C_1_14"/></StgValue>
</operation>

<operation id="413" st_id="33" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="508" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:506  %tmp_33_15 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_14)

]]></node>
<StgValue><ssdm name="tmp_33_15"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="414" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:507  %tmp_34_15 = and i32 %temp_13, %C_1_14

]]></node>
<StgValue><ssdm name="tmp_34_15"/></StgValue>
</operation>

<operation id="415" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:508  %tmp_35_15 = xor i32 %temp_13, -1

]]></node>
<StgValue><ssdm name="tmp_35_15"/></StgValue>
</operation>

<operation id="416" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:509  %tmp_36_15 = and i32 %C_1_13, %tmp_35_15

]]></node>
<StgValue><ssdm name="tmp_36_15"/></StgValue>
</operation>

<operation id="417" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:510  %tmp_37_15 = or i32 %tmp_34_15, %tmp_36_15

]]></node>
<StgValue><ssdm name="tmp_37_15"/></StgValue>
</operation>

<operation id="418" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:511  %tmp178 = add i32 %C_1_12, %K_load

]]></node>
<StgValue><ssdm name="tmp178"/></StgValue>
</operation>

<operation id="419" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:512  %tmp179 = add i32 %W_16, %tmp_37_15

]]></node>
<StgValue><ssdm name="tmp179"/></StgValue>
</operation>

<operation id="420" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:513  %tmp180 = add i32 %tmp_33_15, %tmp179

]]></node>
<StgValue><ssdm name="tmp180"/></StgValue>
</operation>

<operation id="421" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:514  %temp_15 = add i32 %tmp178, %tmp180

]]></node>
<StgValue><ssdm name="temp_15"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="422" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:88  %tmp3 = xor i32 %W_9, %W_14

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="423" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:89  %tmp4 = xor i32 %W_3, %W_1

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="424" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:90  %tmp_30_1 = xor i32 %tmp4, %tmp3

]]></node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="425" st_id="35" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:91  %W_17 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_1)

]]></node>
<StgValue><ssdm name="W_17"/></StgValue>
</operation>

<operation id="426" st_id="35" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:515  %C_1_15 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_13)

]]></node>
<StgValue><ssdm name="C_1_15"/></StgValue>
</operation>

<operation id="427" st_id="35" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:516  %tmp_33_16 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_15)

]]></node>
<StgValue><ssdm name="tmp_33_16"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="428" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:517  %tmp_34_16 = and i32 %temp_14, %C_1_15

]]></node>
<StgValue><ssdm name="tmp_34_16"/></StgValue>
</operation>

<operation id="429" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:518  %tmp_35_16 = xor i32 %temp_14, -1

]]></node>
<StgValue><ssdm name="tmp_35_16"/></StgValue>
</operation>

<operation id="430" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:519  %tmp_36_16 = and i32 %C_1_14, %tmp_35_16

]]></node>
<StgValue><ssdm name="tmp_36_16"/></StgValue>
</operation>

<operation id="431" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:520  %tmp_37_16 = or i32 %tmp_34_16, %tmp_36_16

]]></node>
<StgValue><ssdm name="tmp_37_16"/></StgValue>
</operation>

<operation id="432" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:521  %tmp181 = add i32 %C_1_13, %K_load

]]></node>
<StgValue><ssdm name="tmp181"/></StgValue>
</operation>

<operation id="433" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:522  %tmp182 = add i32 %W_17, %tmp_37_16

]]></node>
<StgValue><ssdm name="tmp182"/></StgValue>
</operation>

<operation id="434" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:523  %tmp183 = add i32 %tmp_33_16, %tmp182

]]></node>
<StgValue><ssdm name="tmp183"/></StgValue>
</operation>

<operation id="435" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:524  %temp_16 = add i32 %tmp181, %tmp183

]]></node>
<StgValue><ssdm name="temp_16"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="436" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:92  %tmp5 = xor i32 %W_10, %W_15

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="437" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:93  %tmp6 = xor i32 %W_4, %W_2

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="438" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:94  %tmp_30_2 = xor i32 %tmp6, %tmp5

]]></node>
<StgValue><ssdm name="tmp_30_2"/></StgValue>
</operation>

<operation id="439" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:95  %W_18 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_2)

]]></node>
<StgValue><ssdm name="W_18"/></StgValue>
</operation>

<operation id="440" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:525  %C_1_16 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_14)

]]></node>
<StgValue><ssdm name="C_1_16"/></StgValue>
</operation>

<operation id="441" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="528" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:526  %tmp_33_17 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_16)

]]></node>
<StgValue><ssdm name="tmp_33_17"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="442" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:527  %tmp_34_17 = and i32 %temp_15, %C_1_16

]]></node>
<StgValue><ssdm name="tmp_34_17"/></StgValue>
</operation>

<operation id="443" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:528  %tmp_35_17 = xor i32 %temp_15, -1

]]></node>
<StgValue><ssdm name="tmp_35_17"/></StgValue>
</operation>

<operation id="444" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:529  %tmp_36_17 = and i32 %C_1_15, %tmp_35_17

]]></node>
<StgValue><ssdm name="tmp_36_17"/></StgValue>
</operation>

<operation id="445" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:530  %tmp_37_17 = or i32 %tmp_34_17, %tmp_36_17

]]></node>
<StgValue><ssdm name="tmp_37_17"/></StgValue>
</operation>

<operation id="446" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:531  %tmp184 = add i32 %C_1_14, %K_load

]]></node>
<StgValue><ssdm name="tmp184"/></StgValue>
</operation>

<operation id="447" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:532  %tmp185 = add i32 %W_18, %tmp_37_17

]]></node>
<StgValue><ssdm name="tmp185"/></StgValue>
</operation>

<operation id="448" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:533  %tmp186 = add i32 %tmp_33_17, %tmp185

]]></node>
<StgValue><ssdm name="tmp186"/></StgValue>
</operation>

<operation id="449" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:534  %temp_17 = add i32 %tmp184, %tmp186

]]></node>
<StgValue><ssdm name="temp_17"/></StgValue>
</operation>

<operation id="450" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:541  %tmp187 = add i32 %C_1_15, %K_load

]]></node>
<StgValue><ssdm name="tmp187"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="451" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:96  %tmp7 = xor i32 %W_11, %W_16

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="452" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:97  %tmp8 = xor i32 %W_5, %W_3

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="453" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:98  %tmp_30_3 = xor i32 %tmp8, %tmp7

]]></node>
<StgValue><ssdm name="tmp_30_3"/></StgValue>
</operation>

<operation id="454" st_id="39" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:99  %W_19 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_3)

]]></node>
<StgValue><ssdm name="W_19"/></StgValue>
</operation>

<operation id="455" st_id="39" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:535  %C_1_17 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_15)

]]></node>
<StgValue><ssdm name="C_1_17"/></StgValue>
</operation>

<operation id="456" st_id="39" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="538" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:536  %tmp_33_18 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_17)

]]></node>
<StgValue><ssdm name="tmp_33_18"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="457" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:537  %tmp_34_18 = and i32 %temp_16, %C_1_17

]]></node>
<StgValue><ssdm name="tmp_34_18"/></StgValue>
</operation>

<operation id="458" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:538  %tmp_35_18 = xor i32 %temp_16, -1

]]></node>
<StgValue><ssdm name="tmp_35_18"/></StgValue>
</operation>

<operation id="459" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:539  %tmp_36_18 = and i32 %C_1_16, %tmp_35_18

]]></node>
<StgValue><ssdm name="tmp_36_18"/></StgValue>
</operation>

<operation id="460" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:540  %tmp_37_18 = or i32 %tmp_34_18, %tmp_36_18

]]></node>
<StgValue><ssdm name="tmp_37_18"/></StgValue>
</operation>

<operation id="461" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:542  %tmp188 = add i32 %W_19, %tmp_37_18

]]></node>
<StgValue><ssdm name="tmp188"/></StgValue>
</operation>

<operation id="462" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:543  %tmp189 = add i32 %tmp_33_18, %tmp188

]]></node>
<StgValue><ssdm name="tmp189"/></StgValue>
</operation>

<operation id="463" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:544  %temp_18 = add i32 %tmp187, %tmp189

]]></node>
<StgValue><ssdm name="temp_18"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="464" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:100  %tmp9 = xor i32 %W_12, %W_17

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="465" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:101  %tmp10 = xor i32 %W_6, %W_4

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="466" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:102  %tmp_30_4 = xor i32 %tmp10, %tmp9

]]></node>
<StgValue><ssdm name="tmp_30_4"/></StgValue>
</operation>

<operation id="467" st_id="41" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:103  %W_20 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_4)

]]></node>
<StgValue><ssdm name="W_20"/></StgValue>
</operation>

<operation id="468" st_id="41" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:545  %C_1_18 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_16)

]]></node>
<StgValue><ssdm name="C_1_18"/></StgValue>
</operation>

<operation id="469" st_id="41" stage="2" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="32">
<![CDATA[
.preheader8.preheader:546  %K_load_1 = load i32* getelementptr inbounds ([4 x i32]* @K, i64 0, i64 1), align 4

]]></node>
<StgValue><ssdm name="K_load_1"/></StgValue>
</operation>

<operation id="470" st_id="41" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="549" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:547  %tmp_74 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_18)

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="471" st_id="42" stage="1" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="32">
<![CDATA[
.preheader8.preheader:546  %K_load_1 = load i32* getelementptr inbounds ([4 x i32]* @K, i64 0, i64 1), align 4

]]></node>
<StgValue><ssdm name="K_load_1"/></StgValue>
</operation>

<operation id="472" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:548  %tmp190 = xor i32 %C_1_17, %temp_17

]]></node>
<StgValue><ssdm name="tmp190"/></StgValue>
</operation>

<operation id="473" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:549  %tmp_75 = xor i32 %tmp190, %C_1_18

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="474" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:550  %tmp191 = add i32 %C_1_16, %K_load_1

]]></node>
<StgValue><ssdm name="tmp191"/></StgValue>
</operation>

<operation id="475" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:551  %tmp192 = add i32 %W_20, %tmp_75

]]></node>
<StgValue><ssdm name="tmp192"/></StgValue>
</operation>

<operation id="476" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:552  %tmp193 = add i32 %tmp_74, %tmp192

]]></node>
<StgValue><ssdm name="tmp193"/></StgValue>
</operation>

<operation id="477" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:553  %temp_19 = add i32 %tmp191, %tmp193

]]></node>
<StgValue><ssdm name="temp_19"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="478" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:104  %tmp11 = xor i32 %W_13, %W_18

]]></node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="479" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:105  %tmp12 = xor i32 %W_7, %W_5

]]></node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="480" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:106  %tmp_30_5 = xor i32 %tmp12, %tmp11

]]></node>
<StgValue><ssdm name="tmp_30_5"/></StgValue>
</operation>

<operation id="481" st_id="43" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:107  %W_21 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_5)

]]></node>
<StgValue><ssdm name="W_21"/></StgValue>
</operation>

<operation id="482" st_id="43" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="556" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:554  %C_2 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_17)

]]></node>
<StgValue><ssdm name="C_2"/></StgValue>
</operation>

<operation id="483" st_id="43" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="557" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:555  %tmp_42_1 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_19)

]]></node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="484" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:556  %tmp194 = xor i32 %C_1_18, %temp_18

]]></node>
<StgValue><ssdm name="tmp194"/></StgValue>
</operation>

<operation id="485" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:557  %tmp_44_1 = xor i32 %tmp194, %C_2

]]></node>
<StgValue><ssdm name="tmp_44_1"/></StgValue>
</operation>

<operation id="486" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:558  %tmp195 = add i32 %C_1_17, %K_load_1

]]></node>
<StgValue><ssdm name="tmp195"/></StgValue>
</operation>

<operation id="487" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:559  %tmp196 = add i32 %W_21, %tmp_44_1

]]></node>
<StgValue><ssdm name="tmp196"/></StgValue>
</operation>

<operation id="488" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:560  %tmp197 = add i32 %tmp_42_1, %tmp196

]]></node>
<StgValue><ssdm name="tmp197"/></StgValue>
</operation>

<operation id="489" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:561  %temp_1_1 = add i32 %tmp195, %tmp197

]]></node>
<StgValue><ssdm name="temp_1_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="490" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:108  %tmp13 = xor i32 %W_14, %W_19

]]></node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="491" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:109  %tmp14 = xor i32 %W_8, %W_6

]]></node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="492" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:110  %tmp_30_6 = xor i32 %tmp14, %tmp13

]]></node>
<StgValue><ssdm name="tmp_30_6"/></StgValue>
</operation>

<operation id="493" st_id="45" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:111  %W_22 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_6)

]]></node>
<StgValue><ssdm name="W_22"/></StgValue>
</operation>

<operation id="494" st_id="45" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="564" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:562  %C_2_1 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_18)

]]></node>
<StgValue><ssdm name="C_2_1"/></StgValue>
</operation>

<operation id="495" st_id="45" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:563  %tmp_42_2 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_1_1)

]]></node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="496" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:564  %tmp198 = xor i32 %C_2, %temp_19

]]></node>
<StgValue><ssdm name="tmp198"/></StgValue>
</operation>

<operation id="497" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:565  %tmp_44_2 = xor i32 %tmp198, %C_2_1

]]></node>
<StgValue><ssdm name="tmp_44_2"/></StgValue>
</operation>

<operation id="498" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:566  %tmp199 = add i32 %C_1_18, %K_load_1

]]></node>
<StgValue><ssdm name="tmp199"/></StgValue>
</operation>

<operation id="499" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:567  %tmp200 = add i32 %W_22, %tmp_44_2

]]></node>
<StgValue><ssdm name="tmp200"/></StgValue>
</operation>

<operation id="500" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:568  %tmp201 = add i32 %tmp_42_2, %tmp200

]]></node>
<StgValue><ssdm name="tmp201"/></StgValue>
</operation>

<operation id="501" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:569  %temp_1_2 = add i32 %tmp199, %tmp201

]]></node>
<StgValue><ssdm name="temp_1_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="502" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:112  %tmp15 = xor i32 %W_15, %W_20

]]></node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="503" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:113  %tmp16 = xor i32 %W_9, %W_7

]]></node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="504" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:114  %tmp_30_7 = xor i32 %tmp16, %tmp15

]]></node>
<StgValue><ssdm name="tmp_30_7"/></StgValue>
</operation>

<operation id="505" st_id="47" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:115  %W_23 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_7)

]]></node>
<StgValue><ssdm name="W_23"/></StgValue>
</operation>

<operation id="506" st_id="47" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="572" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:570  %C_2_2 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_19)

]]></node>
<StgValue><ssdm name="C_2_2"/></StgValue>
</operation>

<operation id="507" st_id="47" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="573" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:571  %tmp_42_3 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_1_2)

]]></node>
<StgValue><ssdm name="tmp_42_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="508" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:572  %tmp202 = xor i32 %C_2_1, %temp_1_1

]]></node>
<StgValue><ssdm name="tmp202"/></StgValue>
</operation>

<operation id="509" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:573  %tmp_44_3 = xor i32 %tmp202, %C_2_2

]]></node>
<StgValue><ssdm name="tmp_44_3"/></StgValue>
</operation>

<operation id="510" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:574  %tmp203 = add i32 %C_2, %K_load_1

]]></node>
<StgValue><ssdm name="tmp203"/></StgValue>
</operation>

<operation id="511" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:575  %tmp204 = add i32 %W_23, %tmp_44_3

]]></node>
<StgValue><ssdm name="tmp204"/></StgValue>
</operation>

<operation id="512" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:576  %tmp205 = add i32 %tmp_42_3, %tmp204

]]></node>
<StgValue><ssdm name="tmp205"/></StgValue>
</operation>

<operation id="513" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:577  %temp_1_3 = add i32 %tmp203, %tmp205

]]></node>
<StgValue><ssdm name="temp_1_3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="514" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:116  %tmp17 = xor i32 %W_16, %W_21

]]></node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="515" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:117  %tmp18 = xor i32 %W_10, %W_8

]]></node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="516" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:118  %tmp_30_8 = xor i32 %tmp18, %tmp17

]]></node>
<StgValue><ssdm name="tmp_30_8"/></StgValue>
</operation>

<operation id="517" st_id="49" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:119  %W_24 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_8)

]]></node>
<StgValue><ssdm name="W_24"/></StgValue>
</operation>

<operation id="518" st_id="49" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="580" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:578  %C_2_3 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_1_1)

]]></node>
<StgValue><ssdm name="C_2_3"/></StgValue>
</operation>

<operation id="519" st_id="49" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="581" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:579  %tmp_42_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_1_3)

]]></node>
<StgValue><ssdm name="tmp_42_4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="520" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:580  %tmp206 = xor i32 %C_2_2, %temp_1_2

]]></node>
<StgValue><ssdm name="tmp206"/></StgValue>
</operation>

<operation id="521" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:581  %tmp_44_4 = xor i32 %tmp206, %C_2_3

]]></node>
<StgValue><ssdm name="tmp_44_4"/></StgValue>
</operation>

<operation id="522" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:582  %tmp207 = add i32 %C_2_1, %K_load_1

]]></node>
<StgValue><ssdm name="tmp207"/></StgValue>
</operation>

<operation id="523" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:583  %tmp208 = add i32 %W_24, %tmp_44_4

]]></node>
<StgValue><ssdm name="tmp208"/></StgValue>
</operation>

<operation id="524" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:584  %tmp209 = add i32 %tmp_42_4, %tmp208

]]></node>
<StgValue><ssdm name="tmp209"/></StgValue>
</operation>

<operation id="525" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:585  %temp_1_4 = add i32 %tmp207, %tmp209

]]></node>
<StgValue><ssdm name="temp_1_4"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="526" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:120  %tmp19 = xor i32 %W_17, %W_22

]]></node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="527" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:121  %tmp20 = xor i32 %W_11, %W_9

]]></node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="528" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:122  %tmp_30_9 = xor i32 %tmp20, %tmp19

]]></node>
<StgValue><ssdm name="tmp_30_9"/></StgValue>
</operation>

<operation id="529" st_id="51" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:123  %W_25 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_9)

]]></node>
<StgValue><ssdm name="W_25"/></StgValue>
</operation>

<operation id="530" st_id="51" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="588" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:586  %C_2_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_1_2)

]]></node>
<StgValue><ssdm name="C_2_4"/></StgValue>
</operation>

<operation id="531" st_id="51" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="589" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:587  %tmp_42_5 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_1_4)

]]></node>
<StgValue><ssdm name="tmp_42_5"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="532" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:588  %tmp210 = xor i32 %C_2_3, %temp_1_3

]]></node>
<StgValue><ssdm name="tmp210"/></StgValue>
</operation>

<operation id="533" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:589  %tmp_44_5 = xor i32 %tmp210, %C_2_4

]]></node>
<StgValue><ssdm name="tmp_44_5"/></StgValue>
</operation>

<operation id="534" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:590  %tmp211 = add i32 %C_2_2, %K_load_1

]]></node>
<StgValue><ssdm name="tmp211"/></StgValue>
</operation>

<operation id="535" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:591  %tmp212 = add i32 %W_25, %tmp_44_5

]]></node>
<StgValue><ssdm name="tmp212"/></StgValue>
</operation>

<operation id="536" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:592  %tmp213 = add i32 %tmp_42_5, %tmp212

]]></node>
<StgValue><ssdm name="tmp213"/></StgValue>
</operation>

<operation id="537" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:593  %temp_1_5 = add i32 %tmp211, %tmp213

]]></node>
<StgValue><ssdm name="temp_1_5"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="538" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:124  %tmp21 = xor i32 %W_18, %W_23

]]></node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="539" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:125  %tmp22 = xor i32 %W_12, %W_10

]]></node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="540" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:126  %tmp_30_s = xor i32 %tmp22, %tmp21

]]></node>
<StgValue><ssdm name="tmp_30_s"/></StgValue>
</operation>

<operation id="541" st_id="53" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:127  %W_26 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_s)

]]></node>
<StgValue><ssdm name="W_26"/></StgValue>
</operation>

<operation id="542" st_id="53" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="596" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:594  %C_2_5 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_1_3)

]]></node>
<StgValue><ssdm name="C_2_5"/></StgValue>
</operation>

<operation id="543" st_id="53" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="597" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:595  %tmp_42_6 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_1_5)

]]></node>
<StgValue><ssdm name="tmp_42_6"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="544" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:596  %tmp214 = xor i32 %C_2_4, %temp_1_4

]]></node>
<StgValue><ssdm name="tmp214"/></StgValue>
</operation>

<operation id="545" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:597  %tmp_44_6 = xor i32 %tmp214, %C_2_5

]]></node>
<StgValue><ssdm name="tmp_44_6"/></StgValue>
</operation>

<operation id="546" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:598  %tmp215 = add i32 %C_2_3, %K_load_1

]]></node>
<StgValue><ssdm name="tmp215"/></StgValue>
</operation>

<operation id="547" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:599  %tmp216 = add i32 %W_26, %tmp_44_6

]]></node>
<StgValue><ssdm name="tmp216"/></StgValue>
</operation>

<operation id="548" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:600  %tmp217 = add i32 %tmp_42_6, %tmp216

]]></node>
<StgValue><ssdm name="tmp217"/></StgValue>
</operation>

<operation id="549" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:601  %temp_1_6 = add i32 %tmp215, %tmp217

]]></node>
<StgValue><ssdm name="temp_1_6"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="550" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:128  %tmp23 = xor i32 %W_19, %W_24

]]></node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="551" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:129  %tmp24 = xor i32 %W_13, %W_11

]]></node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="552" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:130  %tmp_30_10 = xor i32 %tmp24, %tmp23

]]></node>
<StgValue><ssdm name="tmp_30_10"/></StgValue>
</operation>

<operation id="553" st_id="55" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:131  %W_27 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_10)

]]></node>
<StgValue><ssdm name="W_27"/></StgValue>
</operation>

<operation id="554" st_id="55" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="604" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:602  %C_2_6 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_1_4)

]]></node>
<StgValue><ssdm name="C_2_6"/></StgValue>
</operation>

<operation id="555" st_id="55" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="605" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:603  %tmp_42_7 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_1_6)

]]></node>
<StgValue><ssdm name="tmp_42_7"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="556" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:604  %tmp218 = xor i32 %C_2_5, %temp_1_5

]]></node>
<StgValue><ssdm name="tmp218"/></StgValue>
</operation>

<operation id="557" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:605  %tmp_44_7 = xor i32 %tmp218, %C_2_6

]]></node>
<StgValue><ssdm name="tmp_44_7"/></StgValue>
</operation>

<operation id="558" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:606  %tmp219 = add i32 %C_2_4, %K_load_1

]]></node>
<StgValue><ssdm name="tmp219"/></StgValue>
</operation>

<operation id="559" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:607  %tmp220 = add i32 %W_27, %tmp_44_7

]]></node>
<StgValue><ssdm name="tmp220"/></StgValue>
</operation>

<operation id="560" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:608  %tmp221 = add i32 %tmp_42_7, %tmp220

]]></node>
<StgValue><ssdm name="tmp221"/></StgValue>
</operation>

<operation id="561" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:609  %temp_1_7 = add i32 %tmp219, %tmp221

]]></node>
<StgValue><ssdm name="temp_1_7"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="562" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:132  %tmp25 = xor i32 %W_20, %W_25

]]></node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="563" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:133  %tmp26 = xor i32 %W_14, %W_12

]]></node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="564" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:134  %tmp_30_11 = xor i32 %tmp26, %tmp25

]]></node>
<StgValue><ssdm name="tmp_30_11"/></StgValue>
</operation>

<operation id="565" st_id="57" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:135  %W_28 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_11)

]]></node>
<StgValue><ssdm name="W_28"/></StgValue>
</operation>

<operation id="566" st_id="57" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="612" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:610  %C_2_7 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_1_5)

]]></node>
<StgValue><ssdm name="C_2_7"/></StgValue>
</operation>

<operation id="567" st_id="57" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="613" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:611  %tmp_42_8 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_1_7)

]]></node>
<StgValue><ssdm name="tmp_42_8"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="568" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:612  %tmp222 = xor i32 %C_2_6, %temp_1_6

]]></node>
<StgValue><ssdm name="tmp222"/></StgValue>
</operation>

<operation id="569" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:613  %tmp_44_8 = xor i32 %tmp222, %C_2_7

]]></node>
<StgValue><ssdm name="tmp_44_8"/></StgValue>
</operation>

<operation id="570" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:614  %tmp223 = add i32 %C_2_5, %K_load_1

]]></node>
<StgValue><ssdm name="tmp223"/></StgValue>
</operation>

<operation id="571" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:615  %tmp224 = add i32 %W_28, %tmp_44_8

]]></node>
<StgValue><ssdm name="tmp224"/></StgValue>
</operation>

<operation id="572" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:616  %tmp225 = add i32 %tmp_42_8, %tmp224

]]></node>
<StgValue><ssdm name="tmp225"/></StgValue>
</operation>

<operation id="573" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:617  %temp_1_8 = add i32 %tmp223, %tmp225

]]></node>
<StgValue><ssdm name="temp_1_8"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="574" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:136  %tmp27 = xor i32 %W_21, %W_26

]]></node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="575" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:137  %tmp28 = xor i32 %W_15, %W_13

]]></node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="576" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:138  %tmp_30_12 = xor i32 %tmp28, %tmp27

]]></node>
<StgValue><ssdm name="tmp_30_12"/></StgValue>
</operation>

<operation id="577" st_id="59" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:139  %W_29 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_12)

]]></node>
<StgValue><ssdm name="W_29"/></StgValue>
</operation>

<operation id="578" st_id="59" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="620" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:618  %C_2_8 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_1_6)

]]></node>
<StgValue><ssdm name="C_2_8"/></StgValue>
</operation>

<operation id="579" st_id="59" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="621" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:619  %tmp_42_9 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_1_8)

]]></node>
<StgValue><ssdm name="tmp_42_9"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="580" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:620  %tmp226 = xor i32 %C_2_7, %temp_1_7

]]></node>
<StgValue><ssdm name="tmp226"/></StgValue>
</operation>

<operation id="581" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:621  %tmp_44_9 = xor i32 %tmp226, %C_2_8

]]></node>
<StgValue><ssdm name="tmp_44_9"/></StgValue>
</operation>

<operation id="582" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:622  %tmp227 = add i32 %C_2_6, %K_load_1

]]></node>
<StgValue><ssdm name="tmp227"/></StgValue>
</operation>

<operation id="583" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:623  %tmp228 = add i32 %W_29, %tmp_44_9

]]></node>
<StgValue><ssdm name="tmp228"/></StgValue>
</operation>

<operation id="584" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:624  %tmp229 = add i32 %tmp_42_9, %tmp228

]]></node>
<StgValue><ssdm name="tmp229"/></StgValue>
</operation>

<operation id="585" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:625  %temp_1_9 = add i32 %tmp227, %tmp229

]]></node>
<StgValue><ssdm name="temp_1_9"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="586" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:140  %tmp29 = xor i32 %W_22, %W_27

]]></node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="587" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:141  %tmp30 = xor i32 %W_16, %W_14

]]></node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="588" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:142  %tmp_30_13 = xor i32 %tmp30, %tmp29

]]></node>
<StgValue><ssdm name="tmp_30_13"/></StgValue>
</operation>

<operation id="589" st_id="61" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:143  %W_30 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_13)

]]></node>
<StgValue><ssdm name="W_30"/></StgValue>
</operation>

<operation id="590" st_id="61" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="628" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:626  %C_2_9 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_1_7)

]]></node>
<StgValue><ssdm name="C_2_9"/></StgValue>
</operation>

<operation id="591" st_id="61" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="629" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:627  %tmp_42_s = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_1_9)

]]></node>
<StgValue><ssdm name="tmp_42_s"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="592" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:628  %tmp230 = xor i32 %C_2_8, %temp_1_8

]]></node>
<StgValue><ssdm name="tmp230"/></StgValue>
</operation>

<operation id="593" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:629  %tmp_44_s = xor i32 %tmp230, %C_2_9

]]></node>
<StgValue><ssdm name="tmp_44_s"/></StgValue>
</operation>

<operation id="594" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:630  %tmp231 = add i32 %C_2_7, %K_load_1

]]></node>
<StgValue><ssdm name="tmp231"/></StgValue>
</operation>

<operation id="595" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:631  %tmp232 = add i32 %W_30, %tmp_44_s

]]></node>
<StgValue><ssdm name="tmp232"/></StgValue>
</operation>

<operation id="596" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:632  %tmp233 = add i32 %tmp_42_s, %tmp232

]]></node>
<StgValue><ssdm name="tmp233"/></StgValue>
</operation>

<operation id="597" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:633  %temp_1_s = add i32 %tmp231, %tmp233

]]></node>
<StgValue><ssdm name="temp_1_s"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="598" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:144  %tmp31 = xor i32 %W_23, %W_28

]]></node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="599" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:145  %tmp32 = xor i32 %W_17, %W_15

]]></node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="600" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:146  %tmp_30_14 = xor i32 %tmp32, %tmp31

]]></node>
<StgValue><ssdm name="tmp_30_14"/></StgValue>
</operation>

<operation id="601" st_id="63" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:147  %W_31 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_14)

]]></node>
<StgValue><ssdm name="W_31"/></StgValue>
</operation>

<operation id="602" st_id="63" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="636" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:634  %C_2_s = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_1_8)

]]></node>
<StgValue><ssdm name="C_2_s"/></StgValue>
</operation>

<operation id="603" st_id="63" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="637" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:635  %tmp_42_10 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_1_s)

]]></node>
<StgValue><ssdm name="tmp_42_10"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="604" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:636  %tmp234 = xor i32 %C_2_9, %temp_1_9

]]></node>
<StgValue><ssdm name="tmp234"/></StgValue>
</operation>

<operation id="605" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:637  %tmp_44_10 = xor i32 %tmp234, %C_2_s

]]></node>
<StgValue><ssdm name="tmp_44_10"/></StgValue>
</operation>

<operation id="606" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:638  %tmp235 = add i32 %C_2_8, %K_load_1

]]></node>
<StgValue><ssdm name="tmp235"/></StgValue>
</operation>

<operation id="607" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:639  %tmp236 = add i32 %W_31, %tmp_44_10

]]></node>
<StgValue><ssdm name="tmp236"/></StgValue>
</operation>

<operation id="608" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:640  %tmp237 = add i32 %tmp_42_10, %tmp236

]]></node>
<StgValue><ssdm name="tmp237"/></StgValue>
</operation>

<operation id="609" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:641  %temp_1_10 = add i32 %tmp235, %tmp237

]]></node>
<StgValue><ssdm name="temp_1_10"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="610" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:148  %tmp33 = xor i32 %W_24, %W_29

]]></node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="611" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:149  %tmp34 = xor i32 %W_18, %W_16

]]></node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="612" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:150  %tmp_30_15 = xor i32 %tmp34, %tmp33

]]></node>
<StgValue><ssdm name="tmp_30_15"/></StgValue>
</operation>

<operation id="613" st_id="65" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:151  %W_32 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_15)

]]></node>
<StgValue><ssdm name="W_32"/></StgValue>
</operation>

<operation id="614" st_id="65" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="644" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:642  %C_2_10 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_1_9)

]]></node>
<StgValue><ssdm name="C_2_10"/></StgValue>
</operation>

<operation id="615" st_id="65" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="645" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:643  %tmp_42_11 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_1_10)

]]></node>
<StgValue><ssdm name="tmp_42_11"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="616" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:644  %tmp238 = xor i32 %C_2_s, %temp_1_s

]]></node>
<StgValue><ssdm name="tmp238"/></StgValue>
</operation>

<operation id="617" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:645  %tmp_44_11 = xor i32 %tmp238, %C_2_10

]]></node>
<StgValue><ssdm name="tmp_44_11"/></StgValue>
</operation>

<operation id="618" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:646  %tmp239 = add i32 %C_2_9, %K_load_1

]]></node>
<StgValue><ssdm name="tmp239"/></StgValue>
</operation>

<operation id="619" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:647  %tmp240 = add i32 %W_32, %tmp_44_11

]]></node>
<StgValue><ssdm name="tmp240"/></StgValue>
</operation>

<operation id="620" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:648  %tmp241 = add i32 %tmp_42_11, %tmp240

]]></node>
<StgValue><ssdm name="tmp241"/></StgValue>
</operation>

<operation id="621" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:649  %temp_1_11 = add i32 %tmp239, %tmp241

]]></node>
<StgValue><ssdm name="temp_1_11"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="622" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:152  %tmp35 = xor i32 %W_25, %W_30

]]></node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="623" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:153  %tmp36 = xor i32 %W_19, %W_17

]]></node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="624" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:154  %tmp_30_16 = xor i32 %tmp36, %tmp35

]]></node>
<StgValue><ssdm name="tmp_30_16"/></StgValue>
</operation>

<operation id="625" st_id="67" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:155  %W_33 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_16)

]]></node>
<StgValue><ssdm name="W_33"/></StgValue>
</operation>

<operation id="626" st_id="67" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="652" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:650  %C_2_11 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_1_s)

]]></node>
<StgValue><ssdm name="C_2_11"/></StgValue>
</operation>

<operation id="627" st_id="67" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="653" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:651  %tmp_42_12 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_1_11)

]]></node>
<StgValue><ssdm name="tmp_42_12"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="628" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:652  %tmp242 = xor i32 %C_2_10, %temp_1_10

]]></node>
<StgValue><ssdm name="tmp242"/></StgValue>
</operation>

<operation id="629" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:653  %tmp_44_12 = xor i32 %tmp242, %C_2_11

]]></node>
<StgValue><ssdm name="tmp_44_12"/></StgValue>
</operation>

<operation id="630" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:654  %tmp243 = add i32 %C_2_s, %K_load_1

]]></node>
<StgValue><ssdm name="tmp243"/></StgValue>
</operation>

<operation id="631" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:655  %tmp244 = add i32 %W_33, %tmp_44_12

]]></node>
<StgValue><ssdm name="tmp244"/></StgValue>
</operation>

<operation id="632" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:656  %tmp245 = add i32 %tmp_42_12, %tmp244

]]></node>
<StgValue><ssdm name="tmp245"/></StgValue>
</operation>

<operation id="633" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:657  %temp_1_12 = add i32 %tmp243, %tmp245

]]></node>
<StgValue><ssdm name="temp_1_12"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="634" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:156  %tmp37 = xor i32 %W_26, %W_31

]]></node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="635" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:157  %tmp38 = xor i32 %W_20, %W_18

]]></node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="636" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:158  %tmp_30_17 = xor i32 %tmp38, %tmp37

]]></node>
<StgValue><ssdm name="tmp_30_17"/></StgValue>
</operation>

<operation id="637" st_id="69" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:159  %W_34 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_17)

]]></node>
<StgValue><ssdm name="W_34"/></StgValue>
</operation>

<operation id="638" st_id="69" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="660" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:658  %C_2_12 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_1_10)

]]></node>
<StgValue><ssdm name="C_2_12"/></StgValue>
</operation>

<operation id="639" st_id="69" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="661" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:659  %tmp_42_13 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_1_12)

]]></node>
<StgValue><ssdm name="tmp_42_13"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="640" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:660  %tmp246 = xor i32 %C_2_11, %temp_1_11

]]></node>
<StgValue><ssdm name="tmp246"/></StgValue>
</operation>

<operation id="641" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:661  %tmp_44_13 = xor i32 %tmp246, %C_2_12

]]></node>
<StgValue><ssdm name="tmp_44_13"/></StgValue>
</operation>

<operation id="642" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:662  %tmp247 = add i32 %C_2_10, %K_load_1

]]></node>
<StgValue><ssdm name="tmp247"/></StgValue>
</operation>

<operation id="643" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:663  %tmp248 = add i32 %W_34, %tmp_44_13

]]></node>
<StgValue><ssdm name="tmp248"/></StgValue>
</operation>

<operation id="644" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:664  %tmp249 = add i32 %tmp_42_13, %tmp248

]]></node>
<StgValue><ssdm name="tmp249"/></StgValue>
</operation>

<operation id="645" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:665  %temp_1_13 = add i32 %tmp247, %tmp249

]]></node>
<StgValue><ssdm name="temp_1_13"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="646" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:160  %tmp39 = xor i32 %W_27, %W_32

]]></node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="647" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:161  %tmp40 = xor i32 %W_21, %W_19

]]></node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="648" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:162  %tmp_30_18 = xor i32 %tmp40, %tmp39

]]></node>
<StgValue><ssdm name="tmp_30_18"/></StgValue>
</operation>

<operation id="649" st_id="71" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:163  %W_35 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_18)

]]></node>
<StgValue><ssdm name="W_35"/></StgValue>
</operation>

<operation id="650" st_id="71" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="668" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:666  %C_2_13 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_1_11)

]]></node>
<StgValue><ssdm name="C_2_13"/></StgValue>
</operation>

<operation id="651" st_id="71" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="669" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:667  %tmp_42_14 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_1_13)

]]></node>
<StgValue><ssdm name="tmp_42_14"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="652" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:668  %tmp250 = xor i32 %C_2_12, %temp_1_12

]]></node>
<StgValue><ssdm name="tmp250"/></StgValue>
</operation>

<operation id="653" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:669  %tmp_44_14 = xor i32 %tmp250, %C_2_13

]]></node>
<StgValue><ssdm name="tmp_44_14"/></StgValue>
</operation>

<operation id="654" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:670  %tmp251 = add i32 %C_2_11, %K_load_1

]]></node>
<StgValue><ssdm name="tmp251"/></StgValue>
</operation>

<operation id="655" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:671  %tmp252 = add i32 %W_35, %tmp_44_14

]]></node>
<StgValue><ssdm name="tmp252"/></StgValue>
</operation>

<operation id="656" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:672  %tmp253 = add i32 %tmp_42_14, %tmp252

]]></node>
<StgValue><ssdm name="tmp253"/></StgValue>
</operation>

<operation id="657" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:673  %temp_1_14 = add i32 %tmp251, %tmp253

]]></node>
<StgValue><ssdm name="temp_1_14"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="658" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:164  %tmp41 = xor i32 %W_28, %W_33

]]></node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="659" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:165  %tmp42 = xor i32 %W_22, %W_20

]]></node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="660" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:166  %tmp_30_19 = xor i32 %tmp42, %tmp41

]]></node>
<StgValue><ssdm name="tmp_30_19"/></StgValue>
</operation>

<operation id="661" st_id="73" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:167  %W_36 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_19)

]]></node>
<StgValue><ssdm name="W_36"/></StgValue>
</operation>

<operation id="662" st_id="73" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="676" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:674  %C_2_14 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_1_12)

]]></node>
<StgValue><ssdm name="C_2_14"/></StgValue>
</operation>

<operation id="663" st_id="73" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="677" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:675  %tmp_42_15 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_1_14)

]]></node>
<StgValue><ssdm name="tmp_42_15"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="664" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:676  %tmp254 = xor i32 %C_2_13, %temp_1_13

]]></node>
<StgValue><ssdm name="tmp254"/></StgValue>
</operation>

<operation id="665" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:677  %tmp_44_15 = xor i32 %tmp254, %C_2_14

]]></node>
<StgValue><ssdm name="tmp_44_15"/></StgValue>
</operation>

<operation id="666" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:678  %tmp255 = add i32 %C_2_12, %K_load_1

]]></node>
<StgValue><ssdm name="tmp255"/></StgValue>
</operation>

<operation id="667" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:679  %tmp256 = add i32 %W_36, %tmp_44_15

]]></node>
<StgValue><ssdm name="tmp256"/></StgValue>
</operation>

<operation id="668" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:680  %tmp257 = add i32 %tmp_42_15, %tmp256

]]></node>
<StgValue><ssdm name="tmp257"/></StgValue>
</operation>

<operation id="669" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:681  %temp_1_15 = add i32 %tmp255, %tmp257

]]></node>
<StgValue><ssdm name="temp_1_15"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="670" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:168  %tmp43 = xor i32 %W_29, %W_34

]]></node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="671" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:169  %tmp44 = xor i32 %W_23, %W_21

]]></node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="672" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:170  %tmp_30_20 = xor i32 %tmp44, %tmp43

]]></node>
<StgValue><ssdm name="tmp_30_20"/></StgValue>
</operation>

<operation id="673" st_id="75" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:171  %W_37 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_20)

]]></node>
<StgValue><ssdm name="W_37"/></StgValue>
</operation>

<operation id="674" st_id="75" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="684" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:682  %C_2_15 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_1_13)

]]></node>
<StgValue><ssdm name="C_2_15"/></StgValue>
</operation>

<operation id="675" st_id="75" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="685" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:683  %tmp_42_16 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_1_15)

]]></node>
<StgValue><ssdm name="tmp_42_16"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="676" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:684  %tmp258 = xor i32 %C_2_14, %temp_1_14

]]></node>
<StgValue><ssdm name="tmp258"/></StgValue>
</operation>

<operation id="677" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:685  %tmp_44_16 = xor i32 %tmp258, %C_2_15

]]></node>
<StgValue><ssdm name="tmp_44_16"/></StgValue>
</operation>

<operation id="678" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:686  %tmp259 = add i32 %C_2_13, %K_load_1

]]></node>
<StgValue><ssdm name="tmp259"/></StgValue>
</operation>

<operation id="679" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:687  %tmp260 = add i32 %W_37, %tmp_44_16

]]></node>
<StgValue><ssdm name="tmp260"/></StgValue>
</operation>

<operation id="680" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:688  %tmp261 = add i32 %tmp_42_16, %tmp260

]]></node>
<StgValue><ssdm name="tmp261"/></StgValue>
</operation>

<operation id="681" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:689  %temp_1_16 = add i32 %tmp259, %tmp261

]]></node>
<StgValue><ssdm name="temp_1_16"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="682" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:172  %tmp45 = xor i32 %W_30, %W_35

]]></node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="683" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:173  %tmp46 = xor i32 %W_24, %W_22

]]></node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="684" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:174  %tmp_30_21 = xor i32 %tmp46, %tmp45

]]></node>
<StgValue><ssdm name="tmp_30_21"/></StgValue>
</operation>

<operation id="685" st_id="77" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:175  %W_38 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_21)

]]></node>
<StgValue><ssdm name="W_38"/></StgValue>
</operation>

<operation id="686" st_id="77" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="692" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:690  %C_2_16 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_1_14)

]]></node>
<StgValue><ssdm name="C_2_16"/></StgValue>
</operation>

<operation id="687" st_id="77" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:691  %tmp_42_17 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_1_16)

]]></node>
<StgValue><ssdm name="tmp_42_17"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="688" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:692  %tmp262 = xor i32 %C_2_15, %temp_1_15

]]></node>
<StgValue><ssdm name="tmp262"/></StgValue>
</operation>

<operation id="689" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:693  %tmp_44_17 = xor i32 %tmp262, %C_2_16

]]></node>
<StgValue><ssdm name="tmp_44_17"/></StgValue>
</operation>

<operation id="690" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:694  %tmp263 = add i32 %C_2_14, %K_load_1

]]></node>
<StgValue><ssdm name="tmp263"/></StgValue>
</operation>

<operation id="691" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:695  %tmp264 = add i32 %W_38, %tmp_44_17

]]></node>
<StgValue><ssdm name="tmp264"/></StgValue>
</operation>

<operation id="692" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:696  %tmp265 = add i32 %tmp_42_17, %tmp264

]]></node>
<StgValue><ssdm name="tmp265"/></StgValue>
</operation>

<operation id="693" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:697  %temp_1_17 = add i32 %tmp263, %tmp265

]]></node>
<StgValue><ssdm name="temp_1_17"/></StgValue>
</operation>

<operation id="694" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:702  %tmp267 = add i32 %C_2_15, %K_load_1

]]></node>
<StgValue><ssdm name="tmp267"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="695" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:176  %tmp47 = xor i32 %W_31, %W_36

]]></node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="696" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:177  %tmp48 = xor i32 %W_25, %W_23

]]></node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="697" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:178  %tmp_30_22 = xor i32 %tmp48, %tmp47

]]></node>
<StgValue><ssdm name="tmp_30_22"/></StgValue>
</operation>

<operation id="698" st_id="79" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:179  %W_39 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_22)

]]></node>
<StgValue><ssdm name="W_39"/></StgValue>
</operation>

<operation id="699" st_id="79" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="700" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:698  %C_2_17 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_1_15)

]]></node>
<StgValue><ssdm name="C_2_17"/></StgValue>
</operation>

<operation id="700" st_id="79" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="701" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:699  %tmp_42_18 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_1_17)

]]></node>
<StgValue><ssdm name="tmp_42_18"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="701" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:700  %tmp266 = xor i32 %C_2_16, %temp_1_16

]]></node>
<StgValue><ssdm name="tmp266"/></StgValue>
</operation>

<operation id="702" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:701  %tmp_44_18 = xor i32 %tmp266, %C_2_17

]]></node>
<StgValue><ssdm name="tmp_44_18"/></StgValue>
</operation>

<operation id="703" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:703  %tmp268 = add i32 %W_39, %tmp_44_18

]]></node>
<StgValue><ssdm name="tmp268"/></StgValue>
</operation>

<operation id="704" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:704  %tmp269 = add i32 %tmp_42_18, %tmp268

]]></node>
<StgValue><ssdm name="tmp269"/></StgValue>
</operation>

<operation id="705" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:705  %temp_1_18 = add i32 %tmp267, %tmp269

]]></node>
<StgValue><ssdm name="temp_1_18"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="706" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:180  %tmp49 = xor i32 %W_32, %W_37

]]></node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="707" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:181  %tmp50 = xor i32 %W_26, %W_24

]]></node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="708" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:182  %tmp_30_23 = xor i32 %tmp50, %tmp49

]]></node>
<StgValue><ssdm name="tmp_30_23"/></StgValue>
</operation>

<operation id="709" st_id="81" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:183  %W_40 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_23)

]]></node>
<StgValue><ssdm name="W_40"/></StgValue>
</operation>

<operation id="710" st_id="81" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="708" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:706  %C_2_18 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_1_16)

]]></node>
<StgValue><ssdm name="C_2_18"/></StgValue>
</operation>

<operation id="711" st_id="81" stage="2" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="709" bw="32" op_0_bw="32">
<![CDATA[
.preheader8.preheader:707  %K_load_2 = load i32* getelementptr inbounds ([4 x i32]* @K, i64 0, i64 2), align 8

]]></node>
<StgValue><ssdm name="K_load_2"/></StgValue>
</operation>

<operation id="712" st_id="81" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="710" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:708  %tmp_76 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_1_18)

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="713" st_id="82" stage="1" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="709" bw="32" op_0_bw="32">
<![CDATA[
.preheader8.preheader:707  %K_load_2 = load i32* getelementptr inbounds ([4 x i32]* @K, i64 0, i64 2), align 8

]]></node>
<StgValue><ssdm name="K_load_2"/></StgValue>
</operation>

<operation id="714" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:709  %tmp_77 = or i32 %C_2_18, %C_2_17

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="715" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:710  %tmp_78 = and i32 %temp_1_17, %tmp_77

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="716" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:711  %tmp_79 = and i32 %C_2_18, %C_2_17

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="717" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:712  %tmp_80 = or i32 %tmp_78, %tmp_79

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="718" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:713  %tmp270 = add i32 %C_2_16, %K_load_2

]]></node>
<StgValue><ssdm name="tmp270"/></StgValue>
</operation>

<operation id="719" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:714  %tmp271 = add i32 %W_40, %tmp_80

]]></node>
<StgValue><ssdm name="tmp271"/></StgValue>
</operation>

<operation id="720" st_id="82" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:715  %tmp272 = add i32 %tmp_76, %tmp271

]]></node>
<StgValue><ssdm name="tmp272"/></StgValue>
</operation>

<operation id="721" st_id="82" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:716  %temp_20 = add i32 %tmp270, %tmp272

]]></node>
<StgValue><ssdm name="temp_20"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="722" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:184  %tmp51 = xor i32 %W_33, %W_38

]]></node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="723" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:185  %tmp52 = xor i32 %W_27, %W_25

]]></node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="724" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:186  %tmp_30_24 = xor i32 %tmp52, %tmp51

]]></node>
<StgValue><ssdm name="tmp_30_24"/></StgValue>
</operation>

<operation id="725" st_id="83" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:187  %W_41 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_24)

]]></node>
<StgValue><ssdm name="W_41"/></StgValue>
</operation>

<operation id="726" st_id="83" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="719" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:717  %C_3 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_1_17)

]]></node>
<StgValue><ssdm name="C_3"/></StgValue>
</operation>

<operation id="727" st_id="83" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="720" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:718  %tmp_49_1 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_20)

]]></node>
<StgValue><ssdm name="tmp_49_1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="728" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:719  %tmp_50_1 = or i32 %C_3, %C_2_18

]]></node>
<StgValue><ssdm name="tmp_50_1"/></StgValue>
</operation>

<operation id="729" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:720  %tmp_51_1 = and i32 %temp_1_18, %tmp_50_1

]]></node>
<StgValue><ssdm name="tmp_51_1"/></StgValue>
</operation>

<operation id="730" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:721  %tmp_52_1 = and i32 %C_3, %C_2_18

]]></node>
<StgValue><ssdm name="tmp_52_1"/></StgValue>
</operation>

<operation id="731" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:722  %tmp_53_1 = or i32 %tmp_51_1, %tmp_52_1

]]></node>
<StgValue><ssdm name="tmp_53_1"/></StgValue>
</operation>

<operation id="732" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:723  %tmp273 = add i32 %C_2_17, %K_load_2

]]></node>
<StgValue><ssdm name="tmp273"/></StgValue>
</operation>

<operation id="733" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:724  %tmp274 = add i32 %W_41, %tmp_53_1

]]></node>
<StgValue><ssdm name="tmp274"/></StgValue>
</operation>

<operation id="734" st_id="84" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:725  %tmp275 = add i32 %tmp_49_1, %tmp274

]]></node>
<StgValue><ssdm name="tmp275"/></StgValue>
</operation>

<operation id="735" st_id="84" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:726  %temp_2_1 = add i32 %tmp273, %tmp275

]]></node>
<StgValue><ssdm name="temp_2_1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="736" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:188  %tmp53 = xor i32 %W_34, %W_39

]]></node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="737" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:189  %tmp54 = xor i32 %W_28, %W_26

]]></node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="738" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:190  %tmp_30_25 = xor i32 %tmp54, %tmp53

]]></node>
<StgValue><ssdm name="tmp_30_25"/></StgValue>
</operation>

<operation id="739" st_id="85" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:191  %W_42 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_25)

]]></node>
<StgValue><ssdm name="W_42"/></StgValue>
</operation>

<operation id="740" st_id="85" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="729" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:727  %C_3_1 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_1_18)

]]></node>
<StgValue><ssdm name="C_3_1"/></StgValue>
</operation>

<operation id="741" st_id="85" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="730" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:728  %tmp_49_2 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_2_1)

]]></node>
<StgValue><ssdm name="tmp_49_2"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="742" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:729  %tmp_50_2 = or i32 %C_3_1, %C_3

]]></node>
<StgValue><ssdm name="tmp_50_2"/></StgValue>
</operation>

<operation id="743" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:730  %tmp_51_2 = and i32 %temp_20, %tmp_50_2

]]></node>
<StgValue><ssdm name="tmp_51_2"/></StgValue>
</operation>

<operation id="744" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:731  %tmp_52_2 = and i32 %C_3_1, %C_3

]]></node>
<StgValue><ssdm name="tmp_52_2"/></StgValue>
</operation>

<operation id="745" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:732  %tmp_53_2 = or i32 %tmp_51_2, %tmp_52_2

]]></node>
<StgValue><ssdm name="tmp_53_2"/></StgValue>
</operation>

<operation id="746" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:733  %tmp276 = add i32 %C_2_18, %K_load_2

]]></node>
<StgValue><ssdm name="tmp276"/></StgValue>
</operation>

<operation id="747" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:734  %tmp277 = add i32 %W_42, %tmp_53_2

]]></node>
<StgValue><ssdm name="tmp277"/></StgValue>
</operation>

<operation id="748" st_id="86" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:735  %tmp278 = add i32 %tmp_49_2, %tmp277

]]></node>
<StgValue><ssdm name="tmp278"/></StgValue>
</operation>

<operation id="749" st_id="86" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:736  %temp_2_2 = add i32 %tmp276, %tmp278

]]></node>
<StgValue><ssdm name="temp_2_2"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="750" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:192  %tmp55 = xor i32 %W_35, %W_40

]]></node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="751" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:193  %tmp56 = xor i32 %W_29, %W_27

]]></node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="752" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:194  %tmp_30_26 = xor i32 %tmp56, %tmp55

]]></node>
<StgValue><ssdm name="tmp_30_26"/></StgValue>
</operation>

<operation id="753" st_id="87" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:195  %W_43 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_26)

]]></node>
<StgValue><ssdm name="W_43"/></StgValue>
</operation>

<operation id="754" st_id="87" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:737  %C_3_2 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_20)

]]></node>
<StgValue><ssdm name="C_3_2"/></StgValue>
</operation>

<operation id="755" st_id="87" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="740" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:738  %tmp_49_3 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_2_2)

]]></node>
<StgValue><ssdm name="tmp_49_3"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="756" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:739  %tmp_50_3 = or i32 %C_3_2, %C_3_1

]]></node>
<StgValue><ssdm name="tmp_50_3"/></StgValue>
</operation>

<operation id="757" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:740  %tmp_51_3 = and i32 %temp_2_1, %tmp_50_3

]]></node>
<StgValue><ssdm name="tmp_51_3"/></StgValue>
</operation>

<operation id="758" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:741  %tmp_52_3 = and i32 %C_3_2, %C_3_1

]]></node>
<StgValue><ssdm name="tmp_52_3"/></StgValue>
</operation>

<operation id="759" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:742  %tmp_53_3 = or i32 %tmp_51_3, %tmp_52_3

]]></node>
<StgValue><ssdm name="tmp_53_3"/></StgValue>
</operation>

<operation id="760" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:743  %tmp279 = add i32 %C_3, %K_load_2

]]></node>
<StgValue><ssdm name="tmp279"/></StgValue>
</operation>

<operation id="761" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:744  %tmp280 = add i32 %W_43, %tmp_53_3

]]></node>
<StgValue><ssdm name="tmp280"/></StgValue>
</operation>

<operation id="762" st_id="88" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:745  %tmp281 = add i32 %tmp_49_3, %tmp280

]]></node>
<StgValue><ssdm name="tmp281"/></StgValue>
</operation>

<operation id="763" st_id="88" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:746  %temp_2_3 = add i32 %tmp279, %tmp281

]]></node>
<StgValue><ssdm name="temp_2_3"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="764" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:196  %tmp57 = xor i32 %W_36, %W_41

]]></node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="765" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:197  %tmp58 = xor i32 %W_30, %W_28

]]></node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="766" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:198  %tmp_30_27 = xor i32 %tmp58, %tmp57

]]></node>
<StgValue><ssdm name="tmp_30_27"/></StgValue>
</operation>

<operation id="767" st_id="89" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:199  %W_44 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_27)

]]></node>
<StgValue><ssdm name="W_44"/></StgValue>
</operation>

<operation id="768" st_id="89" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="749" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:747  %C_3_3 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_2_1)

]]></node>
<StgValue><ssdm name="C_3_3"/></StgValue>
</operation>

<operation id="769" st_id="89" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="750" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:748  %tmp_49_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_2_3)

]]></node>
<StgValue><ssdm name="tmp_49_4"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="770" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:749  %tmp_50_4 = or i32 %C_3_3, %C_3_2

]]></node>
<StgValue><ssdm name="tmp_50_4"/></StgValue>
</operation>

<operation id="771" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:750  %tmp_51_4 = and i32 %temp_2_2, %tmp_50_4

]]></node>
<StgValue><ssdm name="tmp_51_4"/></StgValue>
</operation>

<operation id="772" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:751  %tmp_52_4 = and i32 %C_3_3, %C_3_2

]]></node>
<StgValue><ssdm name="tmp_52_4"/></StgValue>
</operation>

<operation id="773" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:752  %tmp_53_4 = or i32 %tmp_51_4, %tmp_52_4

]]></node>
<StgValue><ssdm name="tmp_53_4"/></StgValue>
</operation>

<operation id="774" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:753  %tmp282 = add i32 %C_3_1, %K_load_2

]]></node>
<StgValue><ssdm name="tmp282"/></StgValue>
</operation>

<operation id="775" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:754  %tmp283 = add i32 %W_44, %tmp_53_4

]]></node>
<StgValue><ssdm name="tmp283"/></StgValue>
</operation>

<operation id="776" st_id="90" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:755  %tmp284 = add i32 %tmp_49_4, %tmp283

]]></node>
<StgValue><ssdm name="tmp284"/></StgValue>
</operation>

<operation id="777" st_id="90" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:756  %temp_2_4 = add i32 %tmp282, %tmp284

]]></node>
<StgValue><ssdm name="temp_2_4"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="778" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:200  %tmp59 = xor i32 %W_37, %W_42

]]></node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="779" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:201  %tmp60 = xor i32 %W_31, %W_29

]]></node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="780" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:202  %tmp_30_28 = xor i32 %tmp60, %tmp59

]]></node>
<StgValue><ssdm name="tmp_30_28"/></StgValue>
</operation>

<operation id="781" st_id="91" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:203  %W_45 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_28)

]]></node>
<StgValue><ssdm name="W_45"/></StgValue>
</operation>

<operation id="782" st_id="91" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="759" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:757  %C_3_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_2_2)

]]></node>
<StgValue><ssdm name="C_3_4"/></StgValue>
</operation>

<operation id="783" st_id="91" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="760" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:758  %tmp_49_5 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_2_4)

]]></node>
<StgValue><ssdm name="tmp_49_5"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="784" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:759  %tmp_50_5 = or i32 %C_3_4, %C_3_3

]]></node>
<StgValue><ssdm name="tmp_50_5"/></StgValue>
</operation>

<operation id="785" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:760  %tmp_51_5 = and i32 %temp_2_3, %tmp_50_5

]]></node>
<StgValue><ssdm name="tmp_51_5"/></StgValue>
</operation>

<operation id="786" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:761  %tmp_52_5 = and i32 %C_3_4, %C_3_3

]]></node>
<StgValue><ssdm name="tmp_52_5"/></StgValue>
</operation>

<operation id="787" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:762  %tmp_53_5 = or i32 %tmp_51_5, %tmp_52_5

]]></node>
<StgValue><ssdm name="tmp_53_5"/></StgValue>
</operation>

<operation id="788" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:763  %tmp285 = add i32 %C_3_2, %K_load_2

]]></node>
<StgValue><ssdm name="tmp285"/></StgValue>
</operation>

<operation id="789" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:764  %tmp286 = add i32 %W_45, %tmp_53_5

]]></node>
<StgValue><ssdm name="tmp286"/></StgValue>
</operation>

<operation id="790" st_id="92" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:765  %tmp287 = add i32 %tmp_49_5, %tmp286

]]></node>
<StgValue><ssdm name="tmp287"/></StgValue>
</operation>

<operation id="791" st_id="92" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:766  %temp_2_5 = add i32 %tmp285, %tmp287

]]></node>
<StgValue><ssdm name="temp_2_5"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="792" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:204  %tmp61 = xor i32 %W_38, %W_43

]]></node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="793" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:205  %tmp62 = xor i32 %W_32, %W_30

]]></node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="794" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:206  %tmp_30_29 = xor i32 %tmp62, %tmp61

]]></node>
<StgValue><ssdm name="tmp_30_29"/></StgValue>
</operation>

<operation id="795" st_id="93" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:207  %W_46 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_29)

]]></node>
<StgValue><ssdm name="W_46"/></StgValue>
</operation>

<operation id="796" st_id="93" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="769" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:767  %C_3_5 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_2_3)

]]></node>
<StgValue><ssdm name="C_3_5"/></StgValue>
</operation>

<operation id="797" st_id="93" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="770" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:768  %tmp_49_6 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_2_5)

]]></node>
<StgValue><ssdm name="tmp_49_6"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="798" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:769  %tmp_50_6 = or i32 %C_3_5, %C_3_4

]]></node>
<StgValue><ssdm name="tmp_50_6"/></StgValue>
</operation>

<operation id="799" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:770  %tmp_51_6 = and i32 %temp_2_4, %tmp_50_6

]]></node>
<StgValue><ssdm name="tmp_51_6"/></StgValue>
</operation>

<operation id="800" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:771  %tmp_52_6 = and i32 %C_3_5, %C_3_4

]]></node>
<StgValue><ssdm name="tmp_52_6"/></StgValue>
</operation>

<operation id="801" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:772  %tmp_53_6 = or i32 %tmp_51_6, %tmp_52_6

]]></node>
<StgValue><ssdm name="tmp_53_6"/></StgValue>
</operation>

<operation id="802" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:773  %tmp288 = add i32 %C_3_3, %K_load_2

]]></node>
<StgValue><ssdm name="tmp288"/></StgValue>
</operation>

<operation id="803" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:774  %tmp289 = add i32 %W_46, %tmp_53_6

]]></node>
<StgValue><ssdm name="tmp289"/></StgValue>
</operation>

<operation id="804" st_id="94" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:775  %tmp290 = add i32 %tmp_49_6, %tmp289

]]></node>
<StgValue><ssdm name="tmp290"/></StgValue>
</operation>

<operation id="805" st_id="94" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:776  %temp_2_6 = add i32 %tmp288, %tmp290

]]></node>
<StgValue><ssdm name="temp_2_6"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="806" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:208  %tmp63 = xor i32 %W_39, %W_44

]]></node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="807" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:209  %tmp64 = xor i32 %W_33, %W_31

]]></node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="808" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:210  %tmp_30_30 = xor i32 %tmp64, %tmp63

]]></node>
<StgValue><ssdm name="tmp_30_30"/></StgValue>
</operation>

<operation id="809" st_id="95" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:211  %W_47 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_30)

]]></node>
<StgValue><ssdm name="W_47"/></StgValue>
</operation>

<operation id="810" st_id="95" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="779" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:777  %C_3_6 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_2_4)

]]></node>
<StgValue><ssdm name="C_3_6"/></StgValue>
</operation>

<operation id="811" st_id="95" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="780" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:778  %tmp_49_7 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_2_6)

]]></node>
<StgValue><ssdm name="tmp_49_7"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="812" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:779  %tmp_50_7 = or i32 %C_3_6, %C_3_5

]]></node>
<StgValue><ssdm name="tmp_50_7"/></StgValue>
</operation>

<operation id="813" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:780  %tmp_51_7 = and i32 %temp_2_5, %tmp_50_7

]]></node>
<StgValue><ssdm name="tmp_51_7"/></StgValue>
</operation>

<operation id="814" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:781  %tmp_52_7 = and i32 %C_3_6, %C_3_5

]]></node>
<StgValue><ssdm name="tmp_52_7"/></StgValue>
</operation>

<operation id="815" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:782  %tmp_53_7 = or i32 %tmp_51_7, %tmp_52_7

]]></node>
<StgValue><ssdm name="tmp_53_7"/></StgValue>
</operation>

<operation id="816" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:783  %tmp291 = add i32 %C_3_4, %K_load_2

]]></node>
<StgValue><ssdm name="tmp291"/></StgValue>
</operation>

<operation id="817" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:784  %tmp292 = add i32 %W_47, %tmp_53_7

]]></node>
<StgValue><ssdm name="tmp292"/></StgValue>
</operation>

<operation id="818" st_id="96" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:785  %tmp293 = add i32 %tmp_49_7, %tmp292

]]></node>
<StgValue><ssdm name="tmp293"/></StgValue>
</operation>

<operation id="819" st_id="96" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:786  %temp_2_7 = add i32 %tmp291, %tmp293

]]></node>
<StgValue><ssdm name="temp_2_7"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="820" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:212  %tmp65 = xor i32 %W_40, %W_45

]]></node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="821" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:213  %tmp66 = xor i32 %W_34, %W_32

]]></node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="822" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:214  %tmp_30_31 = xor i32 %tmp66, %tmp65

]]></node>
<StgValue><ssdm name="tmp_30_31"/></StgValue>
</operation>

<operation id="823" st_id="97" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:215  %W_48 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_31)

]]></node>
<StgValue><ssdm name="W_48"/></StgValue>
</operation>

<operation id="824" st_id="97" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="789" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:787  %C_3_7 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_2_5)

]]></node>
<StgValue><ssdm name="C_3_7"/></StgValue>
</operation>

<operation id="825" st_id="97" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="790" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:788  %tmp_49_8 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_2_7)

]]></node>
<StgValue><ssdm name="tmp_49_8"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="826" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:789  %tmp_50_8 = or i32 %C_3_7, %C_3_6

]]></node>
<StgValue><ssdm name="tmp_50_8"/></StgValue>
</operation>

<operation id="827" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:790  %tmp_51_8 = and i32 %temp_2_6, %tmp_50_8

]]></node>
<StgValue><ssdm name="tmp_51_8"/></StgValue>
</operation>

<operation id="828" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:791  %tmp_52_8 = and i32 %C_3_7, %C_3_6

]]></node>
<StgValue><ssdm name="tmp_52_8"/></StgValue>
</operation>

<operation id="829" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:792  %tmp_53_8 = or i32 %tmp_51_8, %tmp_52_8

]]></node>
<StgValue><ssdm name="tmp_53_8"/></StgValue>
</operation>

<operation id="830" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:793  %tmp294 = add i32 %C_3_5, %K_load_2

]]></node>
<StgValue><ssdm name="tmp294"/></StgValue>
</operation>

<operation id="831" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:794  %tmp295 = add i32 %W_48, %tmp_53_8

]]></node>
<StgValue><ssdm name="tmp295"/></StgValue>
</operation>

<operation id="832" st_id="98" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:795  %tmp296 = add i32 %tmp_49_8, %tmp295

]]></node>
<StgValue><ssdm name="tmp296"/></StgValue>
</operation>

<operation id="833" st_id="98" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:796  %temp_2_8 = add i32 %tmp294, %tmp296

]]></node>
<StgValue><ssdm name="temp_2_8"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="834" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:216  %tmp67 = xor i32 %W_41, %W_46

]]></node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>

<operation id="835" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:217  %tmp68 = xor i32 %W_35, %W_33

]]></node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="836" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:218  %tmp_30_32 = xor i32 %tmp68, %tmp67

]]></node>
<StgValue><ssdm name="tmp_30_32"/></StgValue>
</operation>

<operation id="837" st_id="99" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:219  %W_49 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_32)

]]></node>
<StgValue><ssdm name="W_49"/></StgValue>
</operation>

<operation id="838" st_id="99" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="799" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:797  %C_3_8 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_2_6)

]]></node>
<StgValue><ssdm name="C_3_8"/></StgValue>
</operation>

<operation id="839" st_id="99" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="800" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:798  %tmp_49_9 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_2_8)

]]></node>
<StgValue><ssdm name="tmp_49_9"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="840" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:799  %tmp_50_9 = or i32 %C_3_8, %C_3_7

]]></node>
<StgValue><ssdm name="tmp_50_9"/></StgValue>
</operation>

<operation id="841" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:800  %tmp_51_9 = and i32 %temp_2_7, %tmp_50_9

]]></node>
<StgValue><ssdm name="tmp_51_9"/></StgValue>
</operation>

<operation id="842" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:801  %tmp_52_9 = and i32 %C_3_8, %C_3_7

]]></node>
<StgValue><ssdm name="tmp_52_9"/></StgValue>
</operation>

<operation id="843" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:802  %tmp_53_9 = or i32 %tmp_51_9, %tmp_52_9

]]></node>
<StgValue><ssdm name="tmp_53_9"/></StgValue>
</operation>

<operation id="844" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:803  %tmp297 = add i32 %C_3_6, %K_load_2

]]></node>
<StgValue><ssdm name="tmp297"/></StgValue>
</operation>

<operation id="845" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:804  %tmp298 = add i32 %W_49, %tmp_53_9

]]></node>
<StgValue><ssdm name="tmp298"/></StgValue>
</operation>

<operation id="846" st_id="100" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:805  %tmp299 = add i32 %tmp_49_9, %tmp298

]]></node>
<StgValue><ssdm name="tmp299"/></StgValue>
</operation>

<operation id="847" st_id="100" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:806  %temp_2_9 = add i32 %tmp297, %tmp299

]]></node>
<StgValue><ssdm name="temp_2_9"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="848" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:220  %tmp69 = xor i32 %W_42, %W_47

]]></node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="849" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:221  %tmp70 = xor i32 %W_36, %W_34

]]></node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="850" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:222  %tmp_30_33 = xor i32 %tmp70, %tmp69

]]></node>
<StgValue><ssdm name="tmp_30_33"/></StgValue>
</operation>

<operation id="851" st_id="101" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:223  %W_50 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_33)

]]></node>
<StgValue><ssdm name="W_50"/></StgValue>
</operation>

<operation id="852" st_id="101" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="809" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:807  %C_3_9 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_2_7)

]]></node>
<StgValue><ssdm name="C_3_9"/></StgValue>
</operation>

<operation id="853" st_id="101" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="810" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:808  %tmp_49_s = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_2_9)

]]></node>
<StgValue><ssdm name="tmp_49_s"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="854" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:809  %tmp_50_s = or i32 %C_3_9, %C_3_8

]]></node>
<StgValue><ssdm name="tmp_50_s"/></StgValue>
</operation>

<operation id="855" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:810  %tmp_51_s = and i32 %temp_2_8, %tmp_50_s

]]></node>
<StgValue><ssdm name="tmp_51_s"/></StgValue>
</operation>

<operation id="856" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:811  %tmp_52_s = and i32 %C_3_9, %C_3_8

]]></node>
<StgValue><ssdm name="tmp_52_s"/></StgValue>
</operation>

<operation id="857" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:812  %tmp_53_s = or i32 %tmp_51_s, %tmp_52_s

]]></node>
<StgValue><ssdm name="tmp_53_s"/></StgValue>
</operation>

<operation id="858" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:813  %tmp300 = add i32 %C_3_7, %K_load_2

]]></node>
<StgValue><ssdm name="tmp300"/></StgValue>
</operation>

<operation id="859" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:814  %tmp301 = add i32 %W_50, %tmp_53_s

]]></node>
<StgValue><ssdm name="tmp301"/></StgValue>
</operation>

<operation id="860" st_id="102" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:815  %tmp302 = add i32 %tmp_49_s, %tmp301

]]></node>
<StgValue><ssdm name="tmp302"/></StgValue>
</operation>

<operation id="861" st_id="102" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:816  %temp_2_s = add i32 %tmp300, %tmp302

]]></node>
<StgValue><ssdm name="temp_2_s"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="862" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:224  %tmp71 = xor i32 %W_43, %W_48

]]></node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="863" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:225  %tmp72 = xor i32 %W_37, %W_35

]]></node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>

<operation id="864" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:226  %tmp_30_34 = xor i32 %tmp72, %tmp71

]]></node>
<StgValue><ssdm name="tmp_30_34"/></StgValue>
</operation>

<operation id="865" st_id="103" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:227  %W_51 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_34)

]]></node>
<StgValue><ssdm name="W_51"/></StgValue>
</operation>

<operation id="866" st_id="103" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="819" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:817  %C_3_s = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_2_8)

]]></node>
<StgValue><ssdm name="C_3_s"/></StgValue>
</operation>

<operation id="867" st_id="103" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="820" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:818  %tmp_49_10 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_2_s)

]]></node>
<StgValue><ssdm name="tmp_49_10"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="868" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:819  %tmp_50_10 = or i32 %C_3_s, %C_3_9

]]></node>
<StgValue><ssdm name="tmp_50_10"/></StgValue>
</operation>

<operation id="869" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:820  %tmp_51_10 = and i32 %temp_2_9, %tmp_50_10

]]></node>
<StgValue><ssdm name="tmp_51_10"/></StgValue>
</operation>

<operation id="870" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:821  %tmp_52_10 = and i32 %C_3_s, %C_3_9

]]></node>
<StgValue><ssdm name="tmp_52_10"/></StgValue>
</operation>

<operation id="871" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:822  %tmp_53_10 = or i32 %tmp_51_10, %tmp_52_10

]]></node>
<StgValue><ssdm name="tmp_53_10"/></StgValue>
</operation>

<operation id="872" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:823  %tmp303 = add i32 %C_3_8, %K_load_2

]]></node>
<StgValue><ssdm name="tmp303"/></StgValue>
</operation>

<operation id="873" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:824  %tmp304 = add i32 %W_51, %tmp_53_10

]]></node>
<StgValue><ssdm name="tmp304"/></StgValue>
</operation>

<operation id="874" st_id="104" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:825  %tmp305 = add i32 %tmp_49_10, %tmp304

]]></node>
<StgValue><ssdm name="tmp305"/></StgValue>
</operation>

<operation id="875" st_id="104" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:826  %temp_2_10 = add i32 %tmp303, %tmp305

]]></node>
<StgValue><ssdm name="temp_2_10"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="876" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:228  %tmp73 = xor i32 %W_44, %W_49

]]></node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="877" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:229  %tmp74 = xor i32 %W_38, %W_36

]]></node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>

<operation id="878" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:230  %tmp_30_35 = xor i32 %tmp74, %tmp73

]]></node>
<StgValue><ssdm name="tmp_30_35"/></StgValue>
</operation>

<operation id="879" st_id="105" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:231  %W_52 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_35)

]]></node>
<StgValue><ssdm name="W_52"/></StgValue>
</operation>

<operation id="880" st_id="105" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="829" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:827  %C_3_10 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_2_9)

]]></node>
<StgValue><ssdm name="C_3_10"/></StgValue>
</operation>

<operation id="881" st_id="105" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="830" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:828  %tmp_49_11 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_2_10)

]]></node>
<StgValue><ssdm name="tmp_49_11"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="882" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:829  %tmp_50_11 = or i32 %C_3_10, %C_3_s

]]></node>
<StgValue><ssdm name="tmp_50_11"/></StgValue>
</operation>

<operation id="883" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:830  %tmp_51_11 = and i32 %temp_2_s, %tmp_50_11

]]></node>
<StgValue><ssdm name="tmp_51_11"/></StgValue>
</operation>

<operation id="884" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:831  %tmp_52_11 = and i32 %C_3_10, %C_3_s

]]></node>
<StgValue><ssdm name="tmp_52_11"/></StgValue>
</operation>

<operation id="885" st_id="106" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:832  %tmp_53_11 = or i32 %tmp_51_11, %tmp_52_11

]]></node>
<StgValue><ssdm name="tmp_53_11"/></StgValue>
</operation>

<operation id="886" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:833  %tmp306 = add i32 %C_3_9, %K_load_2

]]></node>
<StgValue><ssdm name="tmp306"/></StgValue>
</operation>

<operation id="887" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:834  %tmp307 = add i32 %W_52, %tmp_53_11

]]></node>
<StgValue><ssdm name="tmp307"/></StgValue>
</operation>

<operation id="888" st_id="106" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:835  %tmp308 = add i32 %tmp_49_11, %tmp307

]]></node>
<StgValue><ssdm name="tmp308"/></StgValue>
</operation>

<operation id="889" st_id="106" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:836  %temp_2_11 = add i32 %tmp306, %tmp308

]]></node>
<StgValue><ssdm name="temp_2_11"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="890" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:232  %tmp75 = xor i32 %W_45, %W_50

]]></node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>

<operation id="891" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:233  %tmp76 = xor i32 %W_39, %W_37

]]></node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>

<operation id="892" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:234  %tmp_30_36 = xor i32 %tmp76, %tmp75

]]></node>
<StgValue><ssdm name="tmp_30_36"/></StgValue>
</operation>

<operation id="893" st_id="107" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:235  %W_53 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_36)

]]></node>
<StgValue><ssdm name="W_53"/></StgValue>
</operation>

<operation id="894" st_id="107" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="839" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:837  %C_3_11 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_2_s)

]]></node>
<StgValue><ssdm name="C_3_11"/></StgValue>
</operation>

<operation id="895" st_id="107" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="840" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:838  %tmp_49_12 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_2_11)

]]></node>
<StgValue><ssdm name="tmp_49_12"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="896" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:839  %tmp_50_12 = or i32 %C_3_11, %C_3_10

]]></node>
<StgValue><ssdm name="tmp_50_12"/></StgValue>
</operation>

<operation id="897" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:840  %tmp_51_12 = and i32 %temp_2_10, %tmp_50_12

]]></node>
<StgValue><ssdm name="tmp_51_12"/></StgValue>
</operation>

<operation id="898" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:841  %tmp_52_12 = and i32 %C_3_11, %C_3_10

]]></node>
<StgValue><ssdm name="tmp_52_12"/></StgValue>
</operation>

<operation id="899" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:842  %tmp_53_12 = or i32 %tmp_51_12, %tmp_52_12

]]></node>
<StgValue><ssdm name="tmp_53_12"/></StgValue>
</operation>

<operation id="900" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:843  %tmp309 = add i32 %C_3_s, %K_load_2

]]></node>
<StgValue><ssdm name="tmp309"/></StgValue>
</operation>

<operation id="901" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:844  %tmp310 = add i32 %W_53, %tmp_53_12

]]></node>
<StgValue><ssdm name="tmp310"/></StgValue>
</operation>

<operation id="902" st_id="108" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:845  %tmp311 = add i32 %tmp_49_12, %tmp310

]]></node>
<StgValue><ssdm name="tmp311"/></StgValue>
</operation>

<operation id="903" st_id="108" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:846  %temp_2_12 = add i32 %tmp309, %tmp311

]]></node>
<StgValue><ssdm name="temp_2_12"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="904" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:236  %tmp77 = xor i32 %W_46, %W_51

]]></node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="905" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:237  %tmp78 = xor i32 %W_40, %W_38

]]></node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>

<operation id="906" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:238  %tmp_30_37 = xor i32 %tmp78, %tmp77

]]></node>
<StgValue><ssdm name="tmp_30_37"/></StgValue>
</operation>

<operation id="907" st_id="109" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:239  %W_54 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_37)

]]></node>
<StgValue><ssdm name="W_54"/></StgValue>
</operation>

<operation id="908" st_id="109" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="849" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:847  %C_3_12 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_2_10)

]]></node>
<StgValue><ssdm name="C_3_12"/></StgValue>
</operation>

<operation id="909" st_id="109" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="850" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:848  %tmp_49_13 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_2_12)

]]></node>
<StgValue><ssdm name="tmp_49_13"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="910" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:849  %tmp_50_13 = or i32 %C_3_12, %C_3_11

]]></node>
<StgValue><ssdm name="tmp_50_13"/></StgValue>
</operation>

<operation id="911" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:850  %tmp_51_13 = and i32 %temp_2_11, %tmp_50_13

]]></node>
<StgValue><ssdm name="tmp_51_13"/></StgValue>
</operation>

<operation id="912" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:851  %tmp_52_13 = and i32 %C_3_12, %C_3_11

]]></node>
<StgValue><ssdm name="tmp_52_13"/></StgValue>
</operation>

<operation id="913" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:852  %tmp_53_13 = or i32 %tmp_51_13, %tmp_52_13

]]></node>
<StgValue><ssdm name="tmp_53_13"/></StgValue>
</operation>

<operation id="914" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:853  %tmp312 = add i32 %C_3_10, %K_load_2

]]></node>
<StgValue><ssdm name="tmp312"/></StgValue>
</operation>

<operation id="915" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:854  %tmp313 = add i32 %W_54, %tmp_53_13

]]></node>
<StgValue><ssdm name="tmp313"/></StgValue>
</operation>

<operation id="916" st_id="110" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:855  %tmp314 = add i32 %tmp_49_13, %tmp313

]]></node>
<StgValue><ssdm name="tmp314"/></StgValue>
</operation>

<operation id="917" st_id="110" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:856  %temp_2_13 = add i32 %tmp312, %tmp314

]]></node>
<StgValue><ssdm name="temp_2_13"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="918" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:240  %tmp79 = xor i32 %W_47, %W_52

]]></node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>

<operation id="919" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:241  %tmp80 = xor i32 %W_41, %W_39

]]></node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>

<operation id="920" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:242  %tmp_30_38 = xor i32 %tmp80, %tmp79

]]></node>
<StgValue><ssdm name="tmp_30_38"/></StgValue>
</operation>

<operation id="921" st_id="111" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:243  %W_55 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_38)

]]></node>
<StgValue><ssdm name="W_55"/></StgValue>
</operation>

<operation id="922" st_id="111" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="859" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:857  %C_3_13 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_2_11)

]]></node>
<StgValue><ssdm name="C_3_13"/></StgValue>
</operation>

<operation id="923" st_id="111" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="860" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:858  %tmp_49_14 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_2_13)

]]></node>
<StgValue><ssdm name="tmp_49_14"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="924" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:859  %tmp_50_14 = or i32 %C_3_13, %C_3_12

]]></node>
<StgValue><ssdm name="tmp_50_14"/></StgValue>
</operation>

<operation id="925" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:860  %tmp_51_14 = and i32 %temp_2_12, %tmp_50_14

]]></node>
<StgValue><ssdm name="tmp_51_14"/></StgValue>
</operation>

<operation id="926" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:861  %tmp_52_14 = and i32 %C_3_13, %C_3_12

]]></node>
<StgValue><ssdm name="tmp_52_14"/></StgValue>
</operation>

<operation id="927" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:862  %tmp_53_14 = or i32 %tmp_51_14, %tmp_52_14

]]></node>
<StgValue><ssdm name="tmp_53_14"/></StgValue>
</operation>

<operation id="928" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:863  %tmp315 = add i32 %C_3_11, %K_load_2

]]></node>
<StgValue><ssdm name="tmp315"/></StgValue>
</operation>

<operation id="929" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:864  %tmp316 = add i32 %W_55, %tmp_53_14

]]></node>
<StgValue><ssdm name="tmp316"/></StgValue>
</operation>

<operation id="930" st_id="112" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:865  %tmp317 = add i32 %tmp_49_14, %tmp316

]]></node>
<StgValue><ssdm name="tmp317"/></StgValue>
</operation>

<operation id="931" st_id="112" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:866  %temp_2_14 = add i32 %tmp315, %tmp317

]]></node>
<StgValue><ssdm name="temp_2_14"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="932" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:244  %tmp81 = xor i32 %W_48, %W_53

]]></node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>

<operation id="933" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:245  %tmp82 = xor i32 %W_42, %W_40

]]></node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>

<operation id="934" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:246  %tmp_30_39 = xor i32 %tmp82, %tmp81

]]></node>
<StgValue><ssdm name="tmp_30_39"/></StgValue>
</operation>

<operation id="935" st_id="113" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:247  %W_56 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_39)

]]></node>
<StgValue><ssdm name="W_56"/></StgValue>
</operation>

<operation id="936" st_id="113" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="869" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:867  %C_3_14 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_2_12)

]]></node>
<StgValue><ssdm name="C_3_14"/></StgValue>
</operation>

<operation id="937" st_id="113" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="870" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:868  %tmp_49_15 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_2_14)

]]></node>
<StgValue><ssdm name="tmp_49_15"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="938" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:869  %tmp_50_15 = or i32 %C_3_14, %C_3_13

]]></node>
<StgValue><ssdm name="tmp_50_15"/></StgValue>
</operation>

<operation id="939" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:870  %tmp_51_15 = and i32 %temp_2_13, %tmp_50_15

]]></node>
<StgValue><ssdm name="tmp_51_15"/></StgValue>
</operation>

<operation id="940" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:871  %tmp_52_15 = and i32 %C_3_14, %C_3_13

]]></node>
<StgValue><ssdm name="tmp_52_15"/></StgValue>
</operation>

<operation id="941" st_id="114" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:872  %tmp_53_15 = or i32 %tmp_51_15, %tmp_52_15

]]></node>
<StgValue><ssdm name="tmp_53_15"/></StgValue>
</operation>

<operation id="942" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:873  %tmp318 = add i32 %C_3_12, %K_load_2

]]></node>
<StgValue><ssdm name="tmp318"/></StgValue>
</operation>

<operation id="943" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:874  %tmp319 = add i32 %W_56, %tmp_53_15

]]></node>
<StgValue><ssdm name="tmp319"/></StgValue>
</operation>

<operation id="944" st_id="114" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:875  %tmp320 = add i32 %tmp_49_15, %tmp319

]]></node>
<StgValue><ssdm name="tmp320"/></StgValue>
</operation>

<operation id="945" st_id="114" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:876  %temp_2_15 = add i32 %tmp318, %tmp320

]]></node>
<StgValue><ssdm name="temp_2_15"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="946" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:248  %tmp83 = xor i32 %W_49, %W_54

]]></node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>

<operation id="947" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:249  %tmp84 = xor i32 %W_43, %W_41

]]></node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>

<operation id="948" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:250  %tmp_30_40 = xor i32 %tmp84, %tmp83

]]></node>
<StgValue><ssdm name="tmp_30_40"/></StgValue>
</operation>

<operation id="949" st_id="115" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:251  %W_57 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_40)

]]></node>
<StgValue><ssdm name="W_57"/></StgValue>
</operation>

<operation id="950" st_id="115" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="879" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:877  %C_3_15 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_2_13)

]]></node>
<StgValue><ssdm name="C_3_15"/></StgValue>
</operation>

<operation id="951" st_id="115" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="880" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:878  %tmp_49_16 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_2_15)

]]></node>
<StgValue><ssdm name="tmp_49_16"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="952" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:879  %tmp_50_16 = or i32 %C_3_15, %C_3_14

]]></node>
<StgValue><ssdm name="tmp_50_16"/></StgValue>
</operation>

<operation id="953" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:880  %tmp_51_16 = and i32 %temp_2_14, %tmp_50_16

]]></node>
<StgValue><ssdm name="tmp_51_16"/></StgValue>
</operation>

<operation id="954" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:881  %tmp_52_16 = and i32 %C_3_15, %C_3_14

]]></node>
<StgValue><ssdm name="tmp_52_16"/></StgValue>
</operation>

<operation id="955" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:882  %tmp_53_16 = or i32 %tmp_51_16, %tmp_52_16

]]></node>
<StgValue><ssdm name="tmp_53_16"/></StgValue>
</operation>

<operation id="956" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:883  %tmp321 = add i32 %C_3_13, %K_load_2

]]></node>
<StgValue><ssdm name="tmp321"/></StgValue>
</operation>

<operation id="957" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:884  %tmp322 = add i32 %W_57, %tmp_53_16

]]></node>
<StgValue><ssdm name="tmp322"/></StgValue>
</operation>

<operation id="958" st_id="116" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:885  %tmp323 = add i32 %tmp_49_16, %tmp322

]]></node>
<StgValue><ssdm name="tmp323"/></StgValue>
</operation>

<operation id="959" st_id="116" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:886  %temp_2_16 = add i32 %tmp321, %tmp323

]]></node>
<StgValue><ssdm name="temp_2_16"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="960" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:252  %tmp85 = xor i32 %W_50, %W_55

]]></node>
<StgValue><ssdm name="tmp85"/></StgValue>
</operation>

<operation id="961" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:253  %tmp86 = xor i32 %W_44, %W_42

]]></node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>

<operation id="962" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:254  %tmp_30_41 = xor i32 %tmp86, %tmp85

]]></node>
<StgValue><ssdm name="tmp_30_41"/></StgValue>
</operation>

<operation id="963" st_id="117" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:255  %W_58 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_41)

]]></node>
<StgValue><ssdm name="W_58"/></StgValue>
</operation>

<operation id="964" st_id="117" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="889" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:887  %C_3_16 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_2_14)

]]></node>
<StgValue><ssdm name="C_3_16"/></StgValue>
</operation>

<operation id="965" st_id="117" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="890" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:888  %tmp_49_17 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_2_16)

]]></node>
<StgValue><ssdm name="tmp_49_17"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="966" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:889  %tmp_50_17 = or i32 %C_3_16, %C_3_15

]]></node>
<StgValue><ssdm name="tmp_50_17"/></StgValue>
</operation>

<operation id="967" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:890  %tmp_51_17 = and i32 %temp_2_15, %tmp_50_17

]]></node>
<StgValue><ssdm name="tmp_51_17"/></StgValue>
</operation>

<operation id="968" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:891  %tmp_52_17 = and i32 %C_3_16, %C_3_15

]]></node>
<StgValue><ssdm name="tmp_52_17"/></StgValue>
</operation>

<operation id="969" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:892  %tmp_53_17 = or i32 %tmp_51_17, %tmp_52_17

]]></node>
<StgValue><ssdm name="tmp_53_17"/></StgValue>
</operation>

<operation id="970" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:893  %tmp324 = add i32 %C_3_14, %K_load_2

]]></node>
<StgValue><ssdm name="tmp324"/></StgValue>
</operation>

<operation id="971" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:894  %tmp325 = add i32 %W_58, %tmp_53_17

]]></node>
<StgValue><ssdm name="tmp325"/></StgValue>
</operation>

<operation id="972" st_id="118" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:895  %tmp326 = add i32 %tmp_49_17, %tmp325

]]></node>
<StgValue><ssdm name="tmp326"/></StgValue>
</operation>

<operation id="973" st_id="118" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:896  %temp_2_17 = add i32 %tmp324, %tmp326

]]></node>
<StgValue><ssdm name="temp_2_17"/></StgValue>
</operation>

<operation id="974" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:903  %tmp327 = add i32 %C_3_15, %K_load_2

]]></node>
<StgValue><ssdm name="tmp327"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="975" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:256  %tmp87 = xor i32 %W_51, %W_56

]]></node>
<StgValue><ssdm name="tmp87"/></StgValue>
</operation>

<operation id="976" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:257  %tmp88 = xor i32 %W_45, %W_43

]]></node>
<StgValue><ssdm name="tmp88"/></StgValue>
</operation>

<operation id="977" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:258  %tmp_30_42 = xor i32 %tmp88, %tmp87

]]></node>
<StgValue><ssdm name="tmp_30_42"/></StgValue>
</operation>

<operation id="978" st_id="119" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:259  %W_59 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_42)

]]></node>
<StgValue><ssdm name="W_59"/></StgValue>
</operation>

<operation id="979" st_id="119" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="899" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:897  %C_3_17 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_2_15)

]]></node>
<StgValue><ssdm name="C_3_17"/></StgValue>
</operation>

<operation id="980" st_id="119" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="900" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:898  %tmp_49_18 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_2_17)

]]></node>
<StgValue><ssdm name="tmp_49_18"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="981" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:899  %tmp_50_18 = or i32 %C_3_17, %C_3_16

]]></node>
<StgValue><ssdm name="tmp_50_18"/></StgValue>
</operation>

<operation id="982" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:900  %tmp_51_18 = and i32 %temp_2_16, %tmp_50_18

]]></node>
<StgValue><ssdm name="tmp_51_18"/></StgValue>
</operation>

<operation id="983" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:901  %tmp_52_18 = and i32 %C_3_17, %C_3_16

]]></node>
<StgValue><ssdm name="tmp_52_18"/></StgValue>
</operation>

<operation id="984" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:902  %tmp_53_18 = or i32 %tmp_51_18, %tmp_52_18

]]></node>
<StgValue><ssdm name="tmp_53_18"/></StgValue>
</operation>

<operation id="985" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:904  %tmp328 = add i32 %W_59, %tmp_53_18

]]></node>
<StgValue><ssdm name="tmp328"/></StgValue>
</operation>

<operation id="986" st_id="120" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:905  %tmp329 = add i32 %tmp_49_18, %tmp328

]]></node>
<StgValue><ssdm name="tmp329"/></StgValue>
</operation>

<operation id="987" st_id="120" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:906  %temp_2_18 = add i32 %tmp327, %tmp329

]]></node>
<StgValue><ssdm name="temp_2_18"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="988" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:260  %tmp89 = xor i32 %W_52, %W_57

]]></node>
<StgValue><ssdm name="tmp89"/></StgValue>
</operation>

<operation id="989" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:261  %tmp90 = xor i32 %W_46, %W_44

]]></node>
<StgValue><ssdm name="tmp90"/></StgValue>
</operation>

<operation id="990" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:262  %tmp_30_43 = xor i32 %tmp90, %tmp89

]]></node>
<StgValue><ssdm name="tmp_30_43"/></StgValue>
</operation>

<operation id="991" st_id="121" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:263  %W_60 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_43)

]]></node>
<StgValue><ssdm name="W_60"/></StgValue>
</operation>

<operation id="992" st_id="121" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="909" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:907  %C_3_18 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_2_16)

]]></node>
<StgValue><ssdm name="C_3_18"/></StgValue>
</operation>

<operation id="993" st_id="121" stage="2" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="910" bw="32" op_0_bw="32">
<![CDATA[
.preheader8.preheader:908  %K_load_3 = load i32* getelementptr inbounds ([4 x i32]* @K, i64 0, i64 3), align 4

]]></node>
<StgValue><ssdm name="K_load_3"/></StgValue>
</operation>

<operation id="994" st_id="121" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="911" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:909  %tmp_81 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_2_18)

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="995" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:264  %tmp91 = xor i32 %W_53, %W_58

]]></node>
<StgValue><ssdm name="tmp91"/></StgValue>
</operation>

<operation id="996" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:265  %tmp92 = xor i32 %W_47, %W_45

]]></node>
<StgValue><ssdm name="tmp92"/></StgValue>
</operation>

<operation id="997" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:266  %tmp_30_44 = xor i32 %tmp92, %tmp91

]]></node>
<StgValue><ssdm name="tmp_30_44"/></StgValue>
</operation>

<operation id="998" st_id="122" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:267  %W_61 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_44)

]]></node>
<StgValue><ssdm name="W_61"/></StgValue>
</operation>

<operation id="999" st_id="122" stage="1" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="910" bw="32" op_0_bw="32">
<![CDATA[
.preheader8.preheader:908  %K_load_3 = load i32* getelementptr inbounds ([4 x i32]* @K, i64 0, i64 3), align 4

]]></node>
<StgValue><ssdm name="K_load_3"/></StgValue>
</operation>

<operation id="1000" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:910  %tmp330 = xor i32 %C_3_17, %temp_2_17

]]></node>
<StgValue><ssdm name="tmp330"/></StgValue>
</operation>

<operation id="1001" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:911  %tmp_82 = xor i32 %tmp330, %C_3_18

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1002" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:912  %tmp331 = add i32 %C_3_16, %K_load_3

]]></node>
<StgValue><ssdm name="tmp331"/></StgValue>
</operation>

<operation id="1003" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:913  %tmp332 = add i32 %W_60, %tmp_82

]]></node>
<StgValue><ssdm name="tmp332"/></StgValue>
</operation>

<operation id="1004" st_id="122" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:914  %tmp333 = add i32 %tmp_81, %tmp332

]]></node>
<StgValue><ssdm name="tmp333"/></StgValue>
</operation>

<operation id="1005" st_id="122" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:915  %temp_21 = add i32 %tmp331, %tmp333

]]></node>
<StgValue><ssdm name="temp_21"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1006" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:268  %tmp93 = xor i32 %W_54, %W_59

]]></node>
<StgValue><ssdm name="tmp93"/></StgValue>
</operation>

<operation id="1007" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:269  %tmp94 = xor i32 %W_48, %W_46

]]></node>
<StgValue><ssdm name="tmp94"/></StgValue>
</operation>

<operation id="1008" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:270  %tmp_30_45 = xor i32 %tmp94, %tmp93

]]></node>
<StgValue><ssdm name="tmp_30_45"/></StgValue>
</operation>

<operation id="1009" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:276  %tmp97 = xor i32 %W_56, %W_61

]]></node>
<StgValue><ssdm name="tmp97"/></StgValue>
</operation>

<operation id="1010" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:277  %tmp98 = xor i32 %W_50, %W_48

]]></node>
<StgValue><ssdm name="tmp98"/></StgValue>
</operation>

<operation id="1011" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:278  %tmp_30_47 = xor i32 %tmp98, %tmp97

]]></node>
<StgValue><ssdm name="tmp_30_47"/></StgValue>
</operation>

<operation id="1012" st_id="123" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:279  %W_64 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_47)

]]></node>
<StgValue><ssdm name="W_64"/></StgValue>
</operation>

<operation id="1013" st_id="123" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="918" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:916  %C_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_2_17)

]]></node>
<StgValue><ssdm name="C_4"/></StgValue>
</operation>

<operation id="1014" st_id="123" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="919" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:917  %tmp_63_1 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_21)

]]></node>
<StgValue><ssdm name="tmp_63_1"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1015" st_id="124" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:271  %W_62 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_45)

]]></node>
<StgValue><ssdm name="W_62"/></StgValue>
</operation>

<operation id="1016" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:272  %tmp95 = xor i32 %W_55, %W_60

]]></node>
<StgValue><ssdm name="tmp95"/></StgValue>
</operation>

<operation id="1017" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:273  %tmp96 = xor i32 %W_49, %W_47

]]></node>
<StgValue><ssdm name="tmp96"/></StgValue>
</operation>

<operation id="1018" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:274  %tmp_30_46 = xor i32 %tmp96, %tmp95

]]></node>
<StgValue><ssdm name="tmp_30_46"/></StgValue>
</operation>

<operation id="1019" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:280  %tmp99 = xor i32 %W_57, %W_62

]]></node>
<StgValue><ssdm name="tmp99"/></StgValue>
</operation>

<operation id="1020" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:281  %tmp100 = xor i32 %W_51, %W_49

]]></node>
<StgValue><ssdm name="tmp100"/></StgValue>
</operation>

<operation id="1021" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:282  %tmp_30_48 = xor i32 %tmp100, %tmp99

]]></node>
<StgValue><ssdm name="tmp_30_48"/></StgValue>
</operation>

<operation id="1022" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:288  %tmp103 = xor i32 %W_59, %W_64

]]></node>
<StgValue><ssdm name="tmp103"/></StgValue>
</operation>

<operation id="1023" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:289  %tmp104 = xor i32 %W_53, %W_51

]]></node>
<StgValue><ssdm name="tmp104"/></StgValue>
</operation>

<operation id="1024" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:290  %tmp_30_50 = xor i32 %tmp104, %tmp103

]]></node>
<StgValue><ssdm name="tmp_30_50"/></StgValue>
</operation>

<operation id="1025" st_id="124" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:291  %W_67 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_50)

]]></node>
<StgValue><ssdm name="W_67"/></StgValue>
</operation>

<operation id="1026" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:918  %tmp334 = xor i32 %C_3_18, %temp_2_18

]]></node>
<StgValue><ssdm name="tmp334"/></StgValue>
</operation>

<operation id="1027" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:919  %tmp_65_1 = xor i32 %tmp334, %C_4

]]></node>
<StgValue><ssdm name="tmp_65_1"/></StgValue>
</operation>

<operation id="1028" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:920  %tmp335 = add i32 %C_3_17, %K_load_3

]]></node>
<StgValue><ssdm name="tmp335"/></StgValue>
</operation>

<operation id="1029" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:921  %tmp336 = add i32 %W_61, %tmp_65_1

]]></node>
<StgValue><ssdm name="tmp336"/></StgValue>
</operation>

<operation id="1030" st_id="124" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:922  %tmp337 = add i32 %tmp_63_1, %tmp336

]]></node>
<StgValue><ssdm name="tmp337"/></StgValue>
</operation>

<operation id="1031" st_id="124" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:923  %temp_3_1 = add i32 %tmp335, %tmp337

]]></node>
<StgValue><ssdm name="temp_3_1"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1032" st_id="125" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:275  %W_63 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_46)

]]></node>
<StgValue><ssdm name="W_63"/></StgValue>
</operation>

<operation id="1033" st_id="125" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:283  %W_65 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_48)

]]></node>
<StgValue><ssdm name="W_65"/></StgValue>
</operation>

<operation id="1034" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:284  %tmp101 = xor i32 %W_58, %W_63

]]></node>
<StgValue><ssdm name="tmp101"/></StgValue>
</operation>

<operation id="1035" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:285  %tmp102 = xor i32 %W_52, %W_50

]]></node>
<StgValue><ssdm name="tmp102"/></StgValue>
</operation>

<operation id="1036" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:286  %tmp_30_49 = xor i32 %tmp102, %tmp101

]]></node>
<StgValue><ssdm name="tmp_30_49"/></StgValue>
</operation>

<operation id="1037" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:292  %tmp105 = xor i32 %W_60, %W_65

]]></node>
<StgValue><ssdm name="tmp105"/></StgValue>
</operation>

<operation id="1038" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:293  %tmp106 = xor i32 %W_54, %W_52

]]></node>
<StgValue><ssdm name="tmp106"/></StgValue>
</operation>

<operation id="1039" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:294  %tmp_30_51 = xor i32 %tmp106, %tmp105

]]></node>
<StgValue><ssdm name="tmp_30_51"/></StgValue>
</operation>

<operation id="1040" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:300  %tmp109 = xor i32 %W_62, %W_67

]]></node>
<StgValue><ssdm name="tmp109"/></StgValue>
</operation>

<operation id="1041" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:301  %tmp110 = xor i32 %W_56, %W_54

]]></node>
<StgValue><ssdm name="tmp110"/></StgValue>
</operation>

<operation id="1042" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:302  %tmp_30_53 = xor i32 %tmp110, %tmp109

]]></node>
<StgValue><ssdm name="tmp_30_53"/></StgValue>
</operation>

<operation id="1043" st_id="125" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:303  %W_70 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_53)

]]></node>
<StgValue><ssdm name="W_70"/></StgValue>
</operation>

<operation id="1044" st_id="125" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="926" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:924  %C_4_1 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_2_18)

]]></node>
<StgValue><ssdm name="C_4_1"/></StgValue>
</operation>

<operation id="1045" st_id="125" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:925  %tmp_63_2 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_3_1)

]]></node>
<StgValue><ssdm name="tmp_63_2"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1046" st_id="126" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:287  %W_66 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_49)

]]></node>
<StgValue><ssdm name="W_66"/></StgValue>
</operation>

<operation id="1047" st_id="126" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:295  %W_68 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_51)

]]></node>
<StgValue><ssdm name="W_68"/></StgValue>
</operation>

<operation id="1048" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:296  %tmp107 = xor i32 %W_61, %W_66

]]></node>
<StgValue><ssdm name="tmp107"/></StgValue>
</operation>

<operation id="1049" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:297  %tmp108 = xor i32 %W_55, %W_53

]]></node>
<StgValue><ssdm name="tmp108"/></StgValue>
</operation>

<operation id="1050" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:298  %tmp_30_52 = xor i32 %tmp108, %tmp107

]]></node>
<StgValue><ssdm name="tmp_30_52"/></StgValue>
</operation>

<operation id="1051" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:304  %tmp111 = xor i32 %W_63, %W_68

]]></node>
<StgValue><ssdm name="tmp111"/></StgValue>
</operation>

<operation id="1052" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:305  %tmp112 = xor i32 %W_57, %W_55

]]></node>
<StgValue><ssdm name="tmp112"/></StgValue>
</operation>

<operation id="1053" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:306  %tmp_30_54 = xor i32 %tmp112, %tmp111

]]></node>
<StgValue><ssdm name="tmp_30_54"/></StgValue>
</operation>

<operation id="1054" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:312  %tmp115 = xor i32 %W_65, %W_70

]]></node>
<StgValue><ssdm name="tmp115"/></StgValue>
</operation>

<operation id="1055" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:313  %tmp116 = xor i32 %W_59, %W_57

]]></node>
<StgValue><ssdm name="tmp116"/></StgValue>
</operation>

<operation id="1056" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:314  %tmp_30_56 = xor i32 %tmp116, %tmp115

]]></node>
<StgValue><ssdm name="tmp_30_56"/></StgValue>
</operation>

<operation id="1057" st_id="126" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:315  %W_73 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_56)

]]></node>
<StgValue><ssdm name="W_73"/></StgValue>
</operation>

<operation id="1058" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:926  %tmp338 = xor i32 %C_4, %temp_21

]]></node>
<StgValue><ssdm name="tmp338"/></StgValue>
</operation>

<operation id="1059" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:927  %tmp_65_2 = xor i32 %tmp338, %C_4_1

]]></node>
<StgValue><ssdm name="tmp_65_2"/></StgValue>
</operation>

<operation id="1060" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:928  %tmp339 = add i32 %C_3_18, %K_load_3

]]></node>
<StgValue><ssdm name="tmp339"/></StgValue>
</operation>

<operation id="1061" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:929  %tmp340 = add i32 %W_62, %tmp_65_2

]]></node>
<StgValue><ssdm name="tmp340"/></StgValue>
</operation>

<operation id="1062" st_id="126" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:930  %tmp341 = add i32 %tmp_63_2, %tmp340

]]></node>
<StgValue><ssdm name="tmp341"/></StgValue>
</operation>

<operation id="1063" st_id="126" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:931  %temp_3_2 = add i32 %tmp339, %tmp341

]]></node>
<StgValue><ssdm name="temp_3_2"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1064" st_id="127" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:299  %W_69 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_52)

]]></node>
<StgValue><ssdm name="W_69"/></StgValue>
</operation>

<operation id="1065" st_id="127" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:307  %W_71 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_54)

]]></node>
<StgValue><ssdm name="W_71"/></StgValue>
</operation>

<operation id="1066" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:308  %tmp113 = xor i32 %W_64, %W_69

]]></node>
<StgValue><ssdm name="tmp113"/></StgValue>
</operation>

<operation id="1067" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:309  %tmp114 = xor i32 %W_58, %W_56

]]></node>
<StgValue><ssdm name="tmp114"/></StgValue>
</operation>

<operation id="1068" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:310  %tmp_30_55 = xor i32 %tmp114, %tmp113

]]></node>
<StgValue><ssdm name="tmp_30_55"/></StgValue>
</operation>

<operation id="1069" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:316  %tmp117 = xor i32 %W_66, %W_71

]]></node>
<StgValue><ssdm name="tmp117"/></StgValue>
</operation>

<operation id="1070" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:317  %tmp118 = xor i32 %W_60, %W_58

]]></node>
<StgValue><ssdm name="tmp118"/></StgValue>
</operation>

<operation id="1071" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:318  %tmp_30_57 = xor i32 %tmp118, %tmp117

]]></node>
<StgValue><ssdm name="tmp_30_57"/></StgValue>
</operation>

<operation id="1072" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:324  %tmp121 = xor i32 %W_68, %W_73

]]></node>
<StgValue><ssdm name="tmp121"/></StgValue>
</operation>

<operation id="1073" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:325  %tmp122 = xor i32 %W_62, %W_60

]]></node>
<StgValue><ssdm name="tmp122"/></StgValue>
</operation>

<operation id="1074" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:326  %tmp_30_59 = xor i32 %tmp122, %tmp121

]]></node>
<StgValue><ssdm name="tmp_30_59"/></StgValue>
</operation>

<operation id="1075" st_id="127" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:327  %W_76 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_59)

]]></node>
<StgValue><ssdm name="W_76"/></StgValue>
</operation>

<operation id="1076" st_id="127" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="934" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:932  %C_4_2 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_21)

]]></node>
<StgValue><ssdm name="C_4_2"/></StgValue>
</operation>

<operation id="1077" st_id="127" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="935" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:933  %tmp_63_3 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_3_2)

]]></node>
<StgValue><ssdm name="tmp_63_3"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1078" st_id="128" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:311  %W_72 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_55)

]]></node>
<StgValue><ssdm name="W_72"/></StgValue>
</operation>

<operation id="1079" st_id="128" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:319  %W_74 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_57)

]]></node>
<StgValue><ssdm name="W_74"/></StgValue>
</operation>

<operation id="1080" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:320  %tmp119 = xor i32 %W_67, %W_72

]]></node>
<StgValue><ssdm name="tmp119"/></StgValue>
</operation>

<operation id="1081" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:321  %tmp120 = xor i32 %W_61, %W_59

]]></node>
<StgValue><ssdm name="tmp120"/></StgValue>
</operation>

<operation id="1082" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:322  %tmp_30_58 = xor i32 %tmp120, %tmp119

]]></node>
<StgValue><ssdm name="tmp_30_58"/></StgValue>
</operation>

<operation id="1083" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:328  %tmp123 = xor i32 %W_69, %W_74

]]></node>
<StgValue><ssdm name="tmp123"/></StgValue>
</operation>

<operation id="1084" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:329  %tmp124 = xor i32 %W_63, %W_61

]]></node>
<StgValue><ssdm name="tmp124"/></StgValue>
</operation>

<operation id="1085" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:330  %tmp_30_60 = xor i32 %tmp124, %tmp123

]]></node>
<StgValue><ssdm name="tmp_30_60"/></StgValue>
</operation>

<operation id="1086" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:336  %tmp127 = xor i32 %W_71, %W_76

]]></node>
<StgValue><ssdm name="tmp127"/></StgValue>
</operation>

<operation id="1087" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:337  %tmp128 = xor i32 %W_65, %W_63

]]></node>
<StgValue><ssdm name="tmp128"/></StgValue>
</operation>

<operation id="1088" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:338  %tmp_30_62 = xor i32 %tmp128, %tmp127

]]></node>
<StgValue><ssdm name="tmp_30_62"/></StgValue>
</operation>

<operation id="1089" st_id="128" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:339  %W_79 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_62)

]]></node>
<StgValue><ssdm name="W_79"/></StgValue>
</operation>

<operation id="1090" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:934  %tmp342 = xor i32 %C_4_1, %temp_3_1

]]></node>
<StgValue><ssdm name="tmp342"/></StgValue>
</operation>

<operation id="1091" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:935  %tmp_65_3 = xor i32 %tmp342, %C_4_2

]]></node>
<StgValue><ssdm name="tmp_65_3"/></StgValue>
</operation>

<operation id="1092" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:936  %tmp343 = add i32 %C_4, %K_load_3

]]></node>
<StgValue><ssdm name="tmp343"/></StgValue>
</operation>

<operation id="1093" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:937  %tmp344 = add i32 %W_63, %tmp_65_3

]]></node>
<StgValue><ssdm name="tmp344"/></StgValue>
</operation>

<operation id="1094" st_id="128" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:938  %tmp345 = add i32 %tmp_63_3, %tmp344

]]></node>
<StgValue><ssdm name="tmp345"/></StgValue>
</operation>

<operation id="1095" st_id="128" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:939  %temp_3_3 = add i32 %tmp343, %tmp345

]]></node>
<StgValue><ssdm name="temp_3_3"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1096" st_id="129" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="942" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:940  %C_4_3 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_3_1)

]]></node>
<StgValue><ssdm name="C_4_3"/></StgValue>
</operation>

<operation id="1097" st_id="129" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="943" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:941  %tmp_63_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_3_3)

]]></node>
<StgValue><ssdm name="tmp_63_4"/></StgValue>
</operation>

<operation id="1098" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1067  %tmp409 = add i32 %A, %W_79

]]></node>
<StgValue><ssdm name="tmp409"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1099" st_id="130" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:323  %W_75 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_58)

]]></node>
<StgValue><ssdm name="W_75"/></StgValue>
</operation>

<operation id="1100" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:332  %tmp125 = xor i32 %W_70, %W_75

]]></node>
<StgValue><ssdm name="tmp125"/></StgValue>
</operation>

<operation id="1101" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:333  %tmp126 = xor i32 %W_64, %W_62

]]></node>
<StgValue><ssdm name="tmp126"/></StgValue>
</operation>

<operation id="1102" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:334  %tmp_30_61 = xor i32 %tmp126, %tmp125

]]></node>
<StgValue><ssdm name="tmp_30_61"/></StgValue>
</operation>

<operation id="1103" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:942  %tmp346 = xor i32 %C_4_2, %temp_3_2

]]></node>
<StgValue><ssdm name="tmp346"/></StgValue>
</operation>

<operation id="1104" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:943  %tmp_65_4 = xor i32 %tmp346, %C_4_3

]]></node>
<StgValue><ssdm name="tmp_65_4"/></StgValue>
</operation>

<operation id="1105" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:944  %tmp347 = add i32 %C_4_1, %K_load_3

]]></node>
<StgValue><ssdm name="tmp347"/></StgValue>
</operation>

<operation id="1106" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:945  %tmp348 = add i32 %W_64, %tmp_65_4

]]></node>
<StgValue><ssdm name="tmp348"/></StgValue>
</operation>

<operation id="1107" st_id="130" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:946  %tmp349 = add i32 %tmp_63_4, %tmp348

]]></node>
<StgValue><ssdm name="tmp349"/></StgValue>
</operation>

<operation id="1108" st_id="130" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:947  %temp_3_4 = add i32 %tmp347, %tmp349

]]></node>
<StgValue><ssdm name="temp_3_4"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1109" st_id="131" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="950" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:948  %C_4_4 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_3_2)

]]></node>
<StgValue><ssdm name="C_4_4"/></StgValue>
</operation>

<operation id="1110" st_id="131" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="951" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:949  %tmp_63_5 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_3_4)

]]></node>
<StgValue><ssdm name="tmp_63_5"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1111" st_id="132" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:950  %tmp350 = xor i32 %C_4_3, %temp_3_3

]]></node>
<StgValue><ssdm name="tmp350"/></StgValue>
</operation>

<operation id="1112" st_id="132" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:951  %tmp_65_5 = xor i32 %tmp350, %C_4_4

]]></node>
<StgValue><ssdm name="tmp_65_5"/></StgValue>
</operation>

<operation id="1113" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:952  %tmp351 = add i32 %C_4_2, %K_load_3

]]></node>
<StgValue><ssdm name="tmp351"/></StgValue>
</operation>

<operation id="1114" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:953  %tmp352 = add i32 %W_65, %tmp_65_5

]]></node>
<StgValue><ssdm name="tmp352"/></StgValue>
</operation>

<operation id="1115" st_id="132" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:954  %tmp353 = add i32 %tmp_63_5, %tmp352

]]></node>
<StgValue><ssdm name="tmp353"/></StgValue>
</operation>

<operation id="1116" st_id="132" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:955  %temp_3_5 = add i32 %tmp351, %tmp353

]]></node>
<StgValue><ssdm name="temp_3_5"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1117" st_id="133" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="958" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:956  %C_4_5 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_3_3)

]]></node>
<StgValue><ssdm name="C_4_5"/></StgValue>
</operation>

<operation id="1118" st_id="133" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="959" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:957  %tmp_63_6 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_3_5)

]]></node>
<StgValue><ssdm name="tmp_63_6"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1119" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:958  %tmp354 = xor i32 %C_4_4, %temp_3_4

]]></node>
<StgValue><ssdm name="tmp354"/></StgValue>
</operation>

<operation id="1120" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:959  %tmp_65_6 = xor i32 %tmp354, %C_4_5

]]></node>
<StgValue><ssdm name="tmp_65_6"/></StgValue>
</operation>

<operation id="1121" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:960  %tmp355 = add i32 %C_4_3, %K_load_3

]]></node>
<StgValue><ssdm name="tmp355"/></StgValue>
</operation>

<operation id="1122" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:961  %tmp356 = add i32 %W_66, %tmp_65_6

]]></node>
<StgValue><ssdm name="tmp356"/></StgValue>
</operation>

<operation id="1123" st_id="134" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:962  %tmp357 = add i32 %tmp_63_6, %tmp356

]]></node>
<StgValue><ssdm name="tmp357"/></StgValue>
</operation>

<operation id="1124" st_id="134" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:963  %temp_3_6 = add i32 %tmp355, %tmp357

]]></node>
<StgValue><ssdm name="temp_3_6"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1125" st_id="135" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="966" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:964  %C_4_6 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_3_4)

]]></node>
<StgValue><ssdm name="C_4_6"/></StgValue>
</operation>

<operation id="1126" st_id="135" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="967" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:965  %tmp_63_7 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_3_6)

]]></node>
<StgValue><ssdm name="tmp_63_7"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1127" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:966  %tmp358 = xor i32 %C_4_5, %temp_3_5

]]></node>
<StgValue><ssdm name="tmp358"/></StgValue>
</operation>

<operation id="1128" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:967  %tmp_65_7 = xor i32 %tmp358, %C_4_6

]]></node>
<StgValue><ssdm name="tmp_65_7"/></StgValue>
</operation>

<operation id="1129" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:968  %tmp359 = add i32 %C_4_4, %K_load_3

]]></node>
<StgValue><ssdm name="tmp359"/></StgValue>
</operation>

<operation id="1130" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:969  %tmp360 = add i32 %W_67, %tmp_65_7

]]></node>
<StgValue><ssdm name="tmp360"/></StgValue>
</operation>

<operation id="1131" st_id="136" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:970  %tmp361 = add i32 %tmp_63_7, %tmp360

]]></node>
<StgValue><ssdm name="tmp361"/></StgValue>
</operation>

<operation id="1132" st_id="136" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:971  %temp_3_7 = add i32 %tmp359, %tmp361

]]></node>
<StgValue><ssdm name="temp_3_7"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1133" st_id="137" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="974" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:972  %C_4_7 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_3_5)

]]></node>
<StgValue><ssdm name="C_4_7"/></StgValue>
</operation>

<operation id="1134" st_id="137" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="975" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:973  %tmp_63_8 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_3_7)

]]></node>
<StgValue><ssdm name="tmp_63_8"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1135" st_id="138" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:974  %tmp362 = xor i32 %C_4_6, %temp_3_6

]]></node>
<StgValue><ssdm name="tmp362"/></StgValue>
</operation>

<operation id="1136" st_id="138" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:975  %tmp_65_8 = xor i32 %tmp362, %C_4_7

]]></node>
<StgValue><ssdm name="tmp_65_8"/></StgValue>
</operation>

<operation id="1137" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:976  %tmp363 = add i32 %C_4_5, %K_load_3

]]></node>
<StgValue><ssdm name="tmp363"/></StgValue>
</operation>

<operation id="1138" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:977  %tmp364 = add i32 %W_68, %tmp_65_8

]]></node>
<StgValue><ssdm name="tmp364"/></StgValue>
</operation>

<operation id="1139" st_id="138" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:978  %tmp365 = add i32 %tmp_63_8, %tmp364

]]></node>
<StgValue><ssdm name="tmp365"/></StgValue>
</operation>

<operation id="1140" st_id="138" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:979  %temp_3_8 = add i32 %tmp363, %tmp365

]]></node>
<StgValue><ssdm name="temp_3_8"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1141" st_id="139" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="982" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:980  %C_4_8 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_3_6)

]]></node>
<StgValue><ssdm name="C_4_8"/></StgValue>
</operation>

<operation id="1142" st_id="139" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="983" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:981  %tmp_63_9 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_3_8)

]]></node>
<StgValue><ssdm name="tmp_63_9"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1143" st_id="140" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:982  %tmp366 = xor i32 %C_4_7, %temp_3_7

]]></node>
<StgValue><ssdm name="tmp366"/></StgValue>
</operation>

<operation id="1144" st_id="140" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:983  %tmp_65_9 = xor i32 %tmp366, %C_4_8

]]></node>
<StgValue><ssdm name="tmp_65_9"/></StgValue>
</operation>

<operation id="1145" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:984  %tmp367 = add i32 %C_4_6, %K_load_3

]]></node>
<StgValue><ssdm name="tmp367"/></StgValue>
</operation>

<operation id="1146" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:985  %tmp368 = add i32 %W_69, %tmp_65_9

]]></node>
<StgValue><ssdm name="tmp368"/></StgValue>
</operation>

<operation id="1147" st_id="140" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:986  %tmp369 = add i32 %tmp_63_9, %tmp368

]]></node>
<StgValue><ssdm name="tmp369"/></StgValue>
</operation>

<operation id="1148" st_id="140" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:987  %temp_3_9 = add i32 %tmp367, %tmp369

]]></node>
<StgValue><ssdm name="temp_3_9"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1149" st_id="141" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="990" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:988  %C_4_9 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_3_7)

]]></node>
<StgValue><ssdm name="C_4_9"/></StgValue>
</operation>

<operation id="1150" st_id="141" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="991" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:989  %tmp_63_s = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_3_9)

]]></node>
<StgValue><ssdm name="tmp_63_s"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1151" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:990  %tmp370 = xor i32 %C_4_8, %temp_3_8

]]></node>
<StgValue><ssdm name="tmp370"/></StgValue>
</operation>

<operation id="1152" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:991  %tmp_65_s = xor i32 %tmp370, %C_4_9

]]></node>
<StgValue><ssdm name="tmp_65_s"/></StgValue>
</operation>

<operation id="1153" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:992  %tmp371 = add i32 %C_4_7, %K_load_3

]]></node>
<StgValue><ssdm name="tmp371"/></StgValue>
</operation>

<operation id="1154" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:993  %tmp372 = add i32 %W_70, %tmp_65_s

]]></node>
<StgValue><ssdm name="tmp372"/></StgValue>
</operation>

<operation id="1155" st_id="142" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:994  %tmp373 = add i32 %tmp_63_s, %tmp372

]]></node>
<StgValue><ssdm name="tmp373"/></StgValue>
</operation>

<operation id="1156" st_id="142" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:995  %temp_3_s = add i32 %tmp371, %tmp373

]]></node>
<StgValue><ssdm name="temp_3_s"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1157" st_id="143" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="998" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:996  %C_4_s = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_3_8)

]]></node>
<StgValue><ssdm name="C_4_s"/></StgValue>
</operation>

<operation id="1158" st_id="143" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="999" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:997  %tmp_63_10 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_3_s)

]]></node>
<StgValue><ssdm name="tmp_63_10"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1159" st_id="144" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:998  %tmp374 = xor i32 %C_4_9, %temp_3_9

]]></node>
<StgValue><ssdm name="tmp374"/></StgValue>
</operation>

<operation id="1160" st_id="144" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:999  %tmp_65_10 = xor i32 %tmp374, %C_4_s

]]></node>
<StgValue><ssdm name="tmp_65_10"/></StgValue>
</operation>

<operation id="1161" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1000  %tmp375 = add i32 %C_4_8, %K_load_3

]]></node>
<StgValue><ssdm name="tmp375"/></StgValue>
</operation>

<operation id="1162" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1001  %tmp376 = add i32 %W_71, %tmp_65_10

]]></node>
<StgValue><ssdm name="tmp376"/></StgValue>
</operation>

<operation id="1163" st_id="144" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1002  %tmp377 = add i32 %tmp_63_10, %tmp376

]]></node>
<StgValue><ssdm name="tmp377"/></StgValue>
</operation>

<operation id="1164" st_id="144" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1003  %temp_3_10 = add i32 %tmp375, %tmp377

]]></node>
<StgValue><ssdm name="temp_3_10"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1165" st_id="145" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1006" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1004  %C_4_10 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_3_9)

]]></node>
<StgValue><ssdm name="C_4_10"/></StgValue>
</operation>

<operation id="1166" st_id="145" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1005  %tmp_63_11 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_3_10)

]]></node>
<StgValue><ssdm name="tmp_63_11"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1167" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1006  %tmp378 = xor i32 %C_4_s, %temp_3_s

]]></node>
<StgValue><ssdm name="tmp378"/></StgValue>
</operation>

<operation id="1168" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1007  %tmp_65_11 = xor i32 %tmp378, %C_4_10

]]></node>
<StgValue><ssdm name="tmp_65_11"/></StgValue>
</operation>

<operation id="1169" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1008  %tmp379 = add i32 %C_4_9, %K_load_3

]]></node>
<StgValue><ssdm name="tmp379"/></StgValue>
</operation>

<operation id="1170" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1009  %tmp380 = add i32 %W_72, %tmp_65_11

]]></node>
<StgValue><ssdm name="tmp380"/></StgValue>
</operation>

<operation id="1171" st_id="146" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1010  %tmp381 = add i32 %tmp_63_11, %tmp380

]]></node>
<StgValue><ssdm name="tmp381"/></StgValue>
</operation>

<operation id="1172" st_id="146" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1011  %temp_3_11 = add i32 %tmp379, %tmp381

]]></node>
<StgValue><ssdm name="temp_3_11"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1173" st_id="147" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1014" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1012  %C_4_11 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_3_s)

]]></node>
<StgValue><ssdm name="C_4_11"/></StgValue>
</operation>

<operation id="1174" st_id="147" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1015" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1013  %tmp_63_12 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_3_11)

]]></node>
<StgValue><ssdm name="tmp_63_12"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1175" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1014  %tmp382 = xor i32 %C_4_10, %temp_3_10

]]></node>
<StgValue><ssdm name="tmp382"/></StgValue>
</operation>

<operation id="1176" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1015  %tmp_65_12 = xor i32 %tmp382, %C_4_11

]]></node>
<StgValue><ssdm name="tmp_65_12"/></StgValue>
</operation>

<operation id="1177" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1016  %tmp383 = add i32 %C_4_s, %K_load_3

]]></node>
<StgValue><ssdm name="tmp383"/></StgValue>
</operation>

<operation id="1178" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1017  %tmp384 = add i32 %W_73, %tmp_65_12

]]></node>
<StgValue><ssdm name="tmp384"/></StgValue>
</operation>

<operation id="1179" st_id="148" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1018  %tmp385 = add i32 %tmp_63_12, %tmp384

]]></node>
<StgValue><ssdm name="tmp385"/></StgValue>
</operation>

<operation id="1180" st_id="148" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1019  %temp_3_12 = add i32 %tmp383, %tmp385

]]></node>
<StgValue><ssdm name="temp_3_12"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1181" st_id="149" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1022" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1020  %C_4_12 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_3_10)

]]></node>
<StgValue><ssdm name="C_4_12"/></StgValue>
</operation>

<operation id="1182" st_id="149" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1023" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1021  %tmp_63_13 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_3_12)

]]></node>
<StgValue><ssdm name="tmp_63_13"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1183" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1022  %tmp386 = xor i32 %C_4_11, %temp_3_11

]]></node>
<StgValue><ssdm name="tmp386"/></StgValue>
</operation>

<operation id="1184" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1023  %tmp_65_13 = xor i32 %tmp386, %C_4_12

]]></node>
<StgValue><ssdm name="tmp_65_13"/></StgValue>
</operation>

<operation id="1185" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1024  %tmp387 = add i32 %C_4_10, %K_load_3

]]></node>
<StgValue><ssdm name="tmp387"/></StgValue>
</operation>

<operation id="1186" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1025  %tmp388 = add i32 %W_74, %tmp_65_13

]]></node>
<StgValue><ssdm name="tmp388"/></StgValue>
</operation>

<operation id="1187" st_id="150" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1026  %tmp389 = add i32 %tmp_63_13, %tmp388

]]></node>
<StgValue><ssdm name="tmp389"/></StgValue>
</operation>

<operation id="1188" st_id="150" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1027  %temp_3_13 = add i32 %tmp387, %tmp389

]]></node>
<StgValue><ssdm name="temp_3_13"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1189" st_id="151" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1030" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1028  %C_4_13 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_3_11)

]]></node>
<StgValue><ssdm name="C_4_13"/></StgValue>
</operation>

<operation id="1190" st_id="151" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1031" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1029  %tmp_63_14 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_3_13)

]]></node>
<StgValue><ssdm name="tmp_63_14"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1191" st_id="152" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1030  %tmp390 = xor i32 %C_4_12, %temp_3_12

]]></node>
<StgValue><ssdm name="tmp390"/></StgValue>
</operation>

<operation id="1192" st_id="152" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1031  %tmp_65_14 = xor i32 %tmp390, %C_4_13

]]></node>
<StgValue><ssdm name="tmp_65_14"/></StgValue>
</operation>

<operation id="1193" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1032  %tmp391 = add i32 %C_4_11, %K_load_3

]]></node>
<StgValue><ssdm name="tmp391"/></StgValue>
</operation>

<operation id="1194" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1033  %tmp392 = add i32 %W_75, %tmp_65_14

]]></node>
<StgValue><ssdm name="tmp392"/></StgValue>
</operation>

<operation id="1195" st_id="152" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1034  %tmp393 = add i32 %tmp_63_14, %tmp392

]]></node>
<StgValue><ssdm name="tmp393"/></StgValue>
</operation>

<operation id="1196" st_id="152" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1035  %temp_3_14 = add i32 %tmp391, %tmp393

]]></node>
<StgValue><ssdm name="temp_3_14"/></StgValue>
</operation>

<operation id="1197" st_id="152" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1038" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1036  %C_4_14 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_3_12)

]]></node>
<StgValue><ssdm name="C_4_14"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1198" st_id="153" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:331  %W_77 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_60)

]]></node>
<StgValue><ssdm name="W_77"/></StgValue>
</operation>

<operation id="1199" st_id="153" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1039" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1037  %tmp_63_15 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_3_14)

]]></node>
<StgValue><ssdm name="tmp_63_15"/></StgValue>
</operation>

<operation id="1200" st_id="153" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1038  %tmp394 = xor i32 %C_4_13, %temp_3_13

]]></node>
<StgValue><ssdm name="tmp394"/></StgValue>
</operation>

<operation id="1201" st_id="153" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1039  %tmp_65_15 = xor i32 %tmp394, %C_4_14

]]></node>
<StgValue><ssdm name="tmp_65_15"/></StgValue>
</operation>

<operation id="1202" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1041  %tmp396 = add i32 %W_76, %tmp_65_15

]]></node>
<StgValue><ssdm name="tmp396"/></StgValue>
</operation>

<operation id="1203" st_id="153" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1046" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1044  %C_4_15 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_3_13)

]]></node>
<StgValue><ssdm name="C_4_15"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1204" st_id="154" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:335  %W_78 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 1, i32 %tmp_30_61)

]]></node>
<StgValue><ssdm name="W_78"/></StgValue>
</operation>

<operation id="1205" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1040  %tmp395 = add i32 %C_4_12, %K_load_3

]]></node>
<StgValue><ssdm name="tmp395"/></StgValue>
</operation>

<operation id="1206" st_id="154" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1042  %tmp397 = add i32 %tmp_63_15, %tmp396

]]></node>
<StgValue><ssdm name="tmp397"/></StgValue>
</operation>

<operation id="1207" st_id="154" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1043  %temp_3_15 = add i32 %tmp395, %tmp397

]]></node>
<StgValue><ssdm name="temp_3_15"/></StgValue>
</operation>

<operation id="1208" st_id="154" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1046  %tmp398 = xor i32 %C_4_14, %temp_3_14

]]></node>
<StgValue><ssdm name="tmp398"/></StgValue>
</operation>

<operation id="1209" st_id="154" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1047  %tmp_65_16 = xor i32 %tmp398, %C_4_15

]]></node>
<StgValue><ssdm name="tmp_65_16"/></StgValue>
</operation>

<operation id="1210" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1049  %tmp400 = add i32 %W_77, %tmp_65_16

]]></node>
<StgValue><ssdm name="tmp400"/></StgValue>
</operation>

<operation id="1211" st_id="154" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1054" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1052  %C_4_16 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_3_14)

]]></node>
<StgValue><ssdm name="C_4_16"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1212" st_id="155" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1047" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1045  %tmp_63_16 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_3_15)

]]></node>
<StgValue><ssdm name="tmp_63_16"/></StgValue>
</operation>

<operation id="1213" st_id="155" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1054  %tmp402 = xor i32 %C_4_15, %temp_3_15

]]></node>
<StgValue><ssdm name="tmp402"/></StgValue>
</operation>

<operation id="1214" st_id="155" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1055  %tmp_65_17 = xor i32 %tmp402, %C_4_16

]]></node>
<StgValue><ssdm name="tmp_65_17"/></StgValue>
</operation>

<operation id="1215" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1057  %tmp404 = add i32 %W_78, %tmp_65_17

]]></node>
<StgValue><ssdm name="tmp404"/></StgValue>
</operation>

<operation id="1216" st_id="155" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1062" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1060  %C_4_17 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_3_15)

]]></node>
<StgValue><ssdm name="C_4_17"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1217" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1048  %tmp399 = add i32 %C_4_13, %K_load_3

]]></node>
<StgValue><ssdm name="tmp399"/></StgValue>
</operation>

<operation id="1218" st_id="156" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1050  %tmp401 = add i32 %tmp_63_16, %tmp400

]]></node>
<StgValue><ssdm name="tmp401"/></StgValue>
</operation>

<operation id="1219" st_id="156" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1051  %temp_3_16 = add i32 %tmp399, %tmp401

]]></node>
<StgValue><ssdm name="temp_3_16"/></StgValue>
</operation>

<operation id="1220" st_id="156" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1062  %tmp406 = xor i32 %C_4_16, %temp_3_16

]]></node>
<StgValue><ssdm name="tmp406"/></StgValue>
</operation>

<operation id="1221" st_id="156" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1063  %tmp_65_18 = xor i32 %tmp406, %C_4_17

]]></node>
<StgValue><ssdm name="tmp_65_18"/></StgValue>
</operation>

<operation id="1222" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1072  %tmp_61 = add i32 %C_4_17, %D

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1223" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1073  %tmp_62 = add i32 %C_4_16, %E

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1224" st_id="157" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1055" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1053  %tmp_63_17 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_3_16)

]]></node>
<StgValue><ssdm name="tmp_63_17"/></StgValue>
</operation>

<operation id="1225" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1056  %tmp403 = add i32 %C_4_14, %K_load_3

]]></node>
<StgValue><ssdm name="tmp403"/></StgValue>
</operation>

<operation id="1226" st_id="157" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1066" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1064  %C_4_18 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %temp_3_16)

]]></node>
<StgValue><ssdm name="C_4_18"/></StgValue>
</operation>

<operation id="1227" st_id="157" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1065  %tmp407 = add i32 %C_4_15, %tmp_65_18

]]></node>
<StgValue><ssdm name="tmp407"/></StgValue>
</operation>

<operation id="1228" st_id="157" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1066  %tmp408 = add i32 %K_load_3, %tmp407

]]></node>
<StgValue><ssdm name="tmp408"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1229" st_id="158" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1058  %tmp405 = add i32 %tmp_63_17, %tmp404

]]></node>
<StgValue><ssdm name="tmp405"/></StgValue>
</operation>

<operation id="1230" st_id="158" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1059  %temp_3_17 = add i32 %tmp403, %tmp405

]]></node>
<StgValue><ssdm name="temp_3_17"/></StgValue>
</operation>

<operation id="1231" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1073" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1071  %tmp_60 = add i32 %C_4_18, %C

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1232" st_id="159" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1063" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1061  %tmp_63_18 = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 5, i32 %temp_3_17)

]]></node>
<StgValue><ssdm name="tmp_63_18"/></StgValue>
</operation>

<operation id="1233" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1072" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1070  %tmp_59 = add i32 %temp_3_17, %B

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1234" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2" bw="0" op_0_bw="0" op_1_bw="688">
<![CDATA[
.preheader8.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i688* %context), !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1235" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader8.preheader:1  call void (...)* @_ssdm_op_SpecTopModule([24 x i8]* @SHA1ProcessMessageBlock_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1236" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.preheader8.preheader:2  call void (...)* @_ssdm_op_SpecMemCore([4 x i32]* @K, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1237" st_id="160" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1068  %tmp410 = add i32 %tmp_63_18, %tmp409

]]></node>
<StgValue><ssdm name="tmp410"/></StgValue>
</operation>

<operation id="1238" st_id="160" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1069  %tmp_58 = add i32 %tmp408, %tmp410

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1239" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1076" bw="176" op_0_bw="176" op_1_bw="16" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
.preheader8.preheader:1074  %tmp_83 = call i176 @_ssdm_op_BitConcatenate.i176.i16.i32.i32.i32.i32.i32(i16 0, i32 %tmp_62, i32 %tmp_61, i32 %tmp_60, i32 %tmp_59, i32 %tmp_58)

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1240" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1077" bw="688" op_0_bw="688" op_1_bw="688" op_2_bw="176" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader8.preheader:1075  %context56_part_set = call i688 @_ssdm_op_PartSet.i688.i688.i176.i32.i32(i688 %context_read, i176 %tmp_83, i32 0, i32 175)

]]></node>
<StgValue><ssdm name="context56_part_set"/></StgValue>
</operation>

<operation id="1241" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1078" bw="0" op_0_bw="0" op_1_bw="688" op_2_bw="688">
<![CDATA[
.preheader8.preheader:1076  call void @_ssdm_op_Write.ap_auto.i688P(i688* %context, i688 %context56_part_set)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1242" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1079" bw="0">
<![CDATA[
.preheader8.preheader:1077  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
