<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="datasheet.xsl"?>
<datasheet>
  <header>manchesterEncoderComplete</header>
  <project-settings>
    <fam>IGLOO</fam>
    <die>M1AGL600V2</die>
    <package>484 FBGA</package>
    <speed-grade>STD</speed-grade>
    <voltage>1.2~1.5</voltage>
    <hdl-type>VHDL</hdl-type>
    <project-description>
    </project-description>
    <location>C:/Users/Victor Ros/Documents/Cookies/wake_up_radio/auxpoyect/GeneradorRingOSC/component/work/manchesterEncoderComplete</location>
    <state>GENERATED ( Mon Jun 03 11:08:09 2013 )</state>
    <swide-toolchain>SoftConsole workspace has not been generated</swide-toolchain>
  </project-settings>
  <site-map>
  </site-map>
  <fileset>
    <name>HDL File(s)</name>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\component\work\generamensajes\generamensajes.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\component\work\manchesterEncoderComplete\manchesterEncoderComplete.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\component\work\RingOscillator\RingOscillator.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\hdl\controlbloque.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\hdl\counter.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\hdl\detectorflanco.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\hdl\ManchesterEncoder_ctrl.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\hdl\manchester_encoder.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\hdl\Wupu_pck.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\smartgen\muxRefTime\muxRefTime.vhd</file>
    <file>C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\smartgen\ringO_cnt\ringO_cnt.vhd</file>
  </fileset>
  <io>
    <port-name>d_hk</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>nextHopAddress[3]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>nextHopAddress[1]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>din[1]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>nextHopAddress[2]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>nextHopAddress[6]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>load_din</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>din[0]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>rstn</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>nextHopAddress[5]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>dout</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>nextHopAddress[4]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>start</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>TX_Active</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>nextHopAddress[0]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>clk</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>nextHopAddress[7]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AND2</core-exttype>
    <core-name>AND2_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>manchester_encoder</core-exttype>
    <core-location>hdl\manchester_encoder.vhd</core-location>
    <core-name>manchester_encoder_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>manchester_encoder_ctrl</core-exttype>
    <core-location>hdl\ManchesterEncoder_ctrl.vhd</core-location>
    <core-name>manchester_encoder_ctrl_0</core-name>
  </core>
  <memorysystem>
    <title>Memory Map for manchesterEncoderComplete</title>
    <description>The project does not contain any subsystems.</description>
  </memorysystem>
</datasheet>
