use alloc::string::String;
use alloc::sync::Arc;
use core::ops::Range;
use spin::Mutex;
use x86::io;

use crate::{bus::PciBus, BarAllocTrait, MsiIrqManager, PciDevOps};
#[cfg(target_arch = "x86_64")]
use crate::{le_read_u32, le_write_u32};

// use hypercraft::MmioOps;
#[cfg(target_arch = "x86_64")]
use hypercraft::PioOps;
use hypercraft::{HyperError, HyperResult};

#[cfg(target_arch = "x86_64")]
const CONFIG_ADDRESS_ENABLE_MASK: u32 = 0x8000_0000;
#[cfg(target_arch = "x86_64")]
const PIO_BUS_SHIFT: u32 = 16;
#[cfg(target_arch = "x86_64")]
const PIO_DEVFN_SHIFT: u32 = 8;
#[cfg(target_arch = "x86_64")]
const PIO_OFFSET_MASK: u32 = 0xff;

const CONFIG_BUS_MASK: u32 = 0xff;
const CONFIG_DEVFN_MASK: u32 = 0xff;
// const ECAM_BUS_SHIFT: u32 = 20;
// const ECAM_DEVFN_SHIFT: u32 = 12;
// const ECAM_OFFSET_MASK: u64 = 0xfff;

const PCI_CFG_ADDR_PORT: Range<u16> = 0xcf8..0xcf8 + 4;
const PCI_CFG_DATA_PORT: Range<u16> = 0xcfc..0xcfc + 4;

#[derive(Clone)]
pub struct PciHost<B: BarAllocTrait> {
    pub root_bus: Arc<Mutex<PciBus<B>>>,
    #[cfg(target_arch = "x86_64")]
    config_addr: u32,
    check_type1: usize,
}

impl<B: BarAllocTrait> PciHost<B> {
    /// Construct PCI/PCIe host.
    pub fn new(msi_irq_manager: Option<Arc<dyn MsiIrqManager>>) -> Self {
        // #[cfg(target_arch = "x86_64")]
        // let io_region = sys_io.root().clone();
        // let mem_region = sys_mem.root().clone();
        let root_bus = PciBus::new(String::from("pcie.0"), msi_irq_manager);
        PciHost {
            root_bus: Arc::new(Mutex::new(root_bus)),
            #[cfg(target_arch = "x86_64")]
            config_addr: 0,
            check_type1: 0,
        }
    }

    pub fn find_device(&self, bus_num: u8, devfn: u8) -> Option<Arc<Mutex<dyn PciDevOps<B>>>> {
        let locked_root_bus = self.root_bus.lock();
        if bus_num == 0 {
            return locked_root_bus.get_device(0, devfn);
        }
        for bus in &locked_root_bus.child_buses {
            if let Some(b) = PciBus::find_bus_by_num(bus, bus_num) {
                return b.lock().get_device(bus_num, devfn);
            }
        }
        None
    }
}

impl<B: BarAllocTrait> PioOps for PciHost<B> {
    fn port_range(&self) -> Range<u16> {
        PCI_CFG_ADDR_PORT.start..PCI_CFG_DATA_PORT.end
    }

    fn read(&mut self, port: u16, access_size: u8) -> HyperResult<u32> {
        // debug!(
        //     "this is pci host read port:{:#x} access_size:{}",
        //     port, access_size
        // );
        let mut data = [0xffu8; 4]; // max access size is 4
        let cloned_hb = self.clone();
        if PCI_CFG_ADDR_PORT.contains(&port) {
            // Read configuration address register.
            if port==0xcf8 && self.check_type1==2 {
                self.check_type1 = 0;
                return Ok(0x8000_0000);
            }
            // else if port != PCI_CFG_ADDR_PORT.start || access_size != 4 {
            //     return Err(HyperError::InValidPioRead);
            // }
            else {
                // also deal with tmp = inl(0xCF8); in check type
                le_write_u32(&mut data[..], 0, cloned_hb.config_addr).unwrap();
            }
        } else {
            // Read configuration data register.
            if access_size > 4 || cloned_hb.config_addr & CONFIG_ADDRESS_ENABLE_MASK == 0 {
                return Err(HyperError::InValidPioRead);
            }
            let mut offset: u32 = (cloned_hb.config_addr & !CONFIG_ADDRESS_ENABLE_MASK)
                + (port - PCI_CFG_DATA_PORT.start) as u32;
            // debug!("in pci read: offset:{:#x}", offset);
            let bus_num = ((offset >> PIO_BUS_SHIFT) & CONFIG_BUS_MASK) as u8;
            let devfn = ((offset >> PIO_DEVFN_SHIFT) & CONFIG_DEVFN_MASK) as u8;
            match cloned_hb.find_device(bus_num, devfn) {
                Some(dev) => {
                    offset &= PIO_OFFSET_MASK;
                    dev.lock().read_config(offset as usize, &mut data[..]);
                }
                None => {
                    // debug!("cannot find device use passthrough to read data");
                    // unsafe{io::outl(0xcf8, cloned_hb.config_addr);}
                    // match access_size {
                    //     1 => return Ok(unsafe { io::inb(port) } as u32),
                    //     2 => return Ok(unsafe { io::inw(port) } as u32),
                    //     4 => return Ok(unsafe { io::inl(port) }),
                    //     _ => return Err(HyperError::InValidPioRead),
                    // }
                    for d in data.iter_mut() {
                        *d = 0xff;
                    }
                }
            }
        }
        match access_size {
            1 => Ok(u32::from_le_bytes([data[0], 0, 0, 0])),
            2 => Ok(u32::from_le_bytes([data[0], data[1], 0, 0])),
            4 => Ok(u32::from_le_bytes(data)),
            _ => Err(HyperError::InValidPioRead),
        }
    }

    fn write(&mut self, port: u16, access_size: u8, value: u32) -> HyperResult {
        // debug!(
        //     "this is pci host write port:{:#x} access_size:{} value:{:#x}",
        //     port, access_size, value
        // );
        if PCI_CFG_ADDR_PORT.contains(&port) {
            // Write configuration address register.
            // deal with pci_check_type1 in linux
            if port == 0xcfb && access_size == 1 {
                self.check_type1 = 1;
               // do nothing for read from 0xcf8; 1: outb(0x01, 0xCFB); then will tmp = inl(0xCF8);
            } 
            //else if port != PCI_CFG_ADDR_PORT.start || access_size != 4 {
                //return Err(HyperError::InValidPioWrite);
            //} 
            else {
                if self.check_type1==1 {
                    self.check_type1 = 2;
                }else {
                    // save bdf for next read/write
                    self.config_addr = le_read_u32(&value.to_le_bytes(), 0).unwrap();
                }
            }
        } else {
            // Write configuration data register.
            if access_size > 4 || self.config_addr & CONFIG_ADDRESS_ENABLE_MASK == 0 {
                return Err(HyperError::InValidPioWrite);
            }

            let mut offset: u32 = (self.config_addr & !CONFIG_ADDRESS_ENABLE_MASK)
                + (port - PCI_CFG_DATA_PORT.start) as u32;
            let bus_num = ((offset >> PIO_BUS_SHIFT) & CONFIG_BUS_MASK) as u8;
            let devfn = ((offset >> PIO_DEVFN_SHIFT) & CONFIG_DEVFN_MASK) as u8;
            
            if let Some(dev) = self.find_device(bus_num, devfn) {
                offset &= PIO_OFFSET_MASK;
                let value_bytes = value.to_le_bytes();
                let value_byte: &[u8] = match access_size {
                    1 => &value_bytes[0..1],
                    2 => &value_bytes[0..2],
                    4 => &value_bytes[0..4],
                    _ => return Err(HyperError::InValidPioWrite),
                };
                dev.lock().write_config(offset as usize, value_byte);
            }
            // else {
            //     debug!("cannot find device use passthrough to write data");
            //     match access_size {
            //         1 => unsafe { io::outb(port, value as u8) },
            //         2 => unsafe { io::outw(port, value as u16) },
            //         4 => unsafe { io::outl(port, value) },
            //         _ => {return Err(HyperError::InvalidParam);},
            //     }
            // }
        }
        Ok(())
    }
}
