
*** Running vivado
    with args -log top_level_trigger_buffer_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_trigger_buffer_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_level_trigger_buffer_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/james/fpga_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top top_level_trigger_buffer_0_0 -part xczu29dr-ffvf1760-2-e -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'top_level_trigger_buffer_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu29dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu29dr'
INFO: [Common 17-86] Your Synthesis license expires in 9 day(s)
INFO: [Device 21-403] Loading part xczu29dr-ffvf1760-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10704 
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1456.086 ; gain = 178.355
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level_trigger_buffer_0_0' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_trigger_buffer_0_0/synth/top_level_trigger_buffer_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'trigger_buffer' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/new/trigger_buffer.v:23]
	Parameter count_cycles bound to: 5 - type: integer 
	Parameter state_wait_trigger bound to: 2'b00 
	Parameter state_trigger bound to: 2'b01 
	Parameter state_cleanup bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/new/trigger_buffer.v:59]
INFO: [Synth 8-6155] done synthesizing module 'trigger_buffer' (1#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/new/trigger_buffer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_level_trigger_buffer_0_0' (2#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_trigger_buffer_0_0/synth/top_level_trigger_buffer_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1522.004 ; gain = 244.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1527.969 ; gain = 250.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1527.969 ; gain = 250.238
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1620.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1641.734 ; gain = 20.867
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1641.734 ; gain = 364.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu29dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1641.734 ; gain = 364.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1641.734 ; gain = 364.004
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'trigger_buffer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      state_wait_trigger |                              001 |                               00
           state_trigger |                              010 |                               01
           state_cleanup |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'trigger_buffer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1641.734 ; gain = 364.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module trigger_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[8]' (FDCE) to 'insti_2/inst/count_reg[4]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[6]' (FDCE) to 'insti_2/inst/count_reg[4]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[30]' (FDCE) to 'insti_2/inst/count_reg[4]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[15]' (FDCE) to 'insti_2/inst/count_reg[4]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[4]' (FDCE) to 'insti_2/inst/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[25]' (FDCE) to 'insti_2/inst/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[21]' (FDCE) to 'insti_2/inst/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[12]' (FDCE) to 'insti_2/inst/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[22]' (FDCE) to 'insti_2/inst/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[9]' (FDCE) to 'insti_2/inst/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[24]' (FDCE) to 'insti_2/inst/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[10]' (FDCE) to 'insti_2/inst/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[31]' (FDCE) to 'insti_2/inst/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[11]' (FDCE) to 'insti_2/inst/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[28]' (FDCE) to 'insti_2/inst/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[14]' (FDCE) to 'insti_2/inst/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[27]' (FDCE) to 'insti_2/inst/count_reg[5]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[5]' (FDCE) to 'insti_2/inst/count_reg[7]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[29]' (FDCE) to 'insti_2/inst/count_reg[7]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[13]' (FDCE) to 'insti_2/inst/count_reg[7]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[17]' (FDCE) to 'insti_2/inst/count_reg[7]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[7]' (FDCE) to 'insti_2/inst/count_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[23]' (FDCE) to 'insti_2/inst/count_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[18]' (FDCE) to 'insti_2/inst/count_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[20]' (FDCE) to 'insti_2/inst/count_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[19]' (FDCE) to 'insti_2/inst/count_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_2/inst/count_reg[26]' (FDCE) to 'insti_2/inst/count_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_2/\inst/count_reg[16] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1641.734 ; gain = 364.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2052.887 ; gain = 775.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2052.887 ; gain = 775.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2062.414 ; gain = 784.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2078.223 ; gain = 800.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2078.223 ; gain = 800.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2078.223 ; gain = 800.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2078.223 ; gain = 800.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2078.223 ; gain = 800.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2078.223 ; gain = 800.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     1|
|2     |LUT1   |     1|
|3     |LUT3   |     4|
|4     |LUT4   |     1|
|5     |LUT6   |     2|
|6     |FDCE   |     7|
|7     |FDPE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |    17|
|2     |  inst   |trigger_buffer |    17|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2078.223 ; gain = 800.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2078.223 ; gain = 686.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2078.223 ; gain = 800.492
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2133.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2133.238 ; gain = 1737.941
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2133.238 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_trigger_buffer_0_0_synth_1/top_level_trigger_buffer_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2133.238 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_trigger_buffer_0_0_synth_1/top_level_trigger_buffer_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_trigger_buffer_0_0_utilization_synth.rpt -pb top_level_trigger_buffer_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul  8 18:09:31 2019...
