<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab7.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Decoder2_4_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Register1Bit_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Register4Bit_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Register4Word4Bit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Register4Word4Bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Register4Word4Bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Register4Word4Bit.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Register4Word4Bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Register4Word4Bit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Register4Word4Bit.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Register4Word4Bit.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Register4Word4Bit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Register4Word4Bit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register4Word4Bit.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Register4Word4Bit.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Register4Word4Bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Register4Word4Bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Register4Word4Bit.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Register4Word4Bit.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Register4Word4Bit.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Register4Word4Bit.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Register4Word4Bit.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Register4Word4Bit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Register4Word4Bit_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Register4Word4Bit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Register4Word4Bit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Register4Word4Bit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Register4Word4Bit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Register4Word4Bit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Register4Word4Bit_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Register4Word4Bit_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Register4Word4Bit_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Register4Word4Bit_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Register4Word4Bit_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Register4Word4Bit_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Register4Word4Bit_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Register4Word4Bit_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Register4Word4Bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register4Word_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Register4Word_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Register4Word_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux16_4_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux2_1_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux4_1_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="register4word4bit.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="register4word4bit.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="register4word4bit.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="register_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1383173654" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1383173654">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383177460" xil_pn:in_ck="-3069452866985689884" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1383177460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Decoder2_4.v"/>
      <outfile xil_pn:name="MUX21.v"/>
      <outfile xil_pn:name="Register1Bit.v"/>
      <outfile xil_pn:name="Register4Bit.v"/>
      <outfile xil_pn:name="Register4Word.v"/>
      <outfile xil_pn:name="Register4Word4Bit.v"/>
      <outfile xil_pn:name="fd_c.v"/>
      <outfile xil_pn:name="mux16_4.v"/>
      <outfile xil_pn:name="mux2_1.v"/>
      <outfile xil_pn:name="mux4_1.v"/>
    </transform>
    <transform xil_pn:end_ts="1383177512" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-475889720661738996" xil_pn:start_ts="1383177512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383177512" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6929944175179181390" xil_pn:start_ts="1383177512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383177018" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2825511577888100360" xil_pn:start_ts="1383177018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383177460" xil_pn:in_ck="-3069452866985689884" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1383177460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Decoder2_4.v"/>
      <outfile xil_pn:name="MUX21.v"/>
      <outfile xil_pn:name="Register1Bit.v"/>
      <outfile xil_pn:name="Register4Bit.v"/>
      <outfile xil_pn:name="Register4Word.v"/>
      <outfile xil_pn:name="Register4Word4Bit.v"/>
      <outfile xil_pn:name="fd_c.v"/>
      <outfile xil_pn:name="mux16_4.v"/>
      <outfile xil_pn:name="mux2_1.v"/>
      <outfile xil_pn:name="mux4_1.v"/>
    </transform>
    <transform xil_pn:end_ts="1383177528" xil_pn:in_ck="-3069452866985689884" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2018834595720922905" xil_pn:start_ts="1383177512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Register4Word_beh.prj"/>
      <outfile xil_pn:name="Register4Word_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1383177793" xil_pn:in_ck="4949257002110739592" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4637795720362130709" xil_pn:start_ts="1383177791">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Register4Word_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1383176861" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1383176861">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383178573" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6328307754049874943" xil_pn:start_ts="1383178573">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383178573" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2825511577888100360" xil_pn:start_ts="1383178573">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383178573" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1383178573">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383178573" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1428793969414917505" xil_pn:start_ts="1383178573">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383178573" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1383178573">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383178573" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5492676735270750126" xil_pn:start_ts="1383178573">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383179076" xil_pn:in_ck="-3069452866985689884" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7967951798662410501" xil_pn:start_ts="1383179057">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Register4Word4Bit.lso"/>
      <outfile xil_pn:name="Register4Word4Bit.ngc"/>
      <outfile xil_pn:name="Register4Word4Bit.ngr"/>
      <outfile xil_pn:name="Register4Word4Bit.prj"/>
      <outfile xil_pn:name="Register4Word4Bit.stx"/>
      <outfile xil_pn:name="Register4Word4Bit.syr"/>
      <outfile xil_pn:name="Register4Word4Bit.xst"/>
      <outfile xil_pn:name="Register4Word4Bit_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1383179219" xil_pn:in_ck="1648763553214316340" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4317795921648123562" xil_pn:start_ts="1383179219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1383179231" xil_pn:in_ck="1831060841027494370" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2569133947851518251" xil_pn:start_ts="1383179219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Register4Word4Bit.bld"/>
      <outfile xil_pn:name="Register4Word4Bit.ngd"/>
      <outfile xil_pn:name="Register4Word4Bit_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1383179245" xil_pn:in_ck="-5095887297077924733" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1383179231">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Register4Word4Bit.pcf"/>
      <outfile xil_pn:name="Register4Word4Bit_map.map"/>
      <outfile xil_pn:name="Register4Word4Bit_map.mrp"/>
      <outfile xil_pn:name="Register4Word4Bit_map.ncd"/>
      <outfile xil_pn:name="Register4Word4Bit_map.ngm"/>
      <outfile xil_pn:name="Register4Word4Bit_map.xrpt"/>
      <outfile xil_pn:name="Register4Word4Bit_summary.xml"/>
      <outfile xil_pn:name="Register4Word4Bit_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1383179288" xil_pn:in_ck="-7489534283102956996" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1383179245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Register4Word4Bit.ncd"/>
      <outfile xil_pn:name="Register4Word4Bit.pad"/>
      <outfile xil_pn:name="Register4Word4Bit.par"/>
      <outfile xil_pn:name="Register4Word4Bit.ptwx"/>
      <outfile xil_pn:name="Register4Word4Bit.unroutes"/>
      <outfile xil_pn:name="Register4Word4Bit.xpi"/>
      <outfile xil_pn:name="Register4Word4Bit_pad.csv"/>
      <outfile xil_pn:name="Register4Word4Bit_pad.txt"/>
      <outfile xil_pn:name="Register4Word4Bit_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1383179300" xil_pn:in_ck="1648763553214308715" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1383179288">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Register4Word4Bit.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="register4word4bit.bgn"/>
      <outfile xil_pn:name="register4word4bit.bit"/>
      <outfile xil_pn:name="register4word4bit.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1383179288" xil_pn:in_ck="5370807321069367679" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1383179278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Register4Word4Bit.twr"/>
      <outfile xil_pn:name="Register4Word4Bit.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
