;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 12, @10
	SUB 100, @70
	SUB <10, -0
	JMN <-127, 100
	SLT <100, 1
	JMP @-10
	SLT 721, 1
	MOV -7, <-20
	MOV -7, <-20
	CMP 0, @1
	SUB <10, -0
	SUB @127, 106
	CMP @121, 103
	SUB <0, @2
	CMP 0, @743
	CMP 0, @743
	SLT 800, -74
	SLT 800, -74
	JMP @12, #-8
	SLT 210, 30
	ADD 210, 30
	MOV -7, <-20
	SUB 0, @1
	SUB <10, -0
	SUB @-127, 100
	SUB #72, @201
	SUB @127, 106
	SUB 210, 30
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	ADD #570, <-600
	ADD #270, <0
	ADD #270, <0
	JMZ -8, 200
	ADD #270, <6
	SUB 12, @10
	SUB 0, @1
	DJN 0, 20
	DJN 0, 20
	SUB 20, @12
	JMZ -7, @-20
	SUB 20, @12
	SUB @127, 106
	SLT 12, @10
	SPL 0, <-22
	SPL 0, <-22
	CMP -207, <-120
