/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [2:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_8z;
  wire [18:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_1z & in_data[179]);
  assign celloutsig_0_19z = ~(celloutsig_0_2z[4] | celloutsig_0_12z);
  assign celloutsig_1_2z = ~((celloutsig_1_0z[6] | celloutsig_1_0z[9]) & (in_data[108] | celloutsig_1_0z[14]));
  assign celloutsig_1_11z = ~((celloutsig_1_7z | celloutsig_1_7z) & (celloutsig_1_10z | celloutsig_1_1z));
  assign celloutsig_0_3z = in_data[73:57] >= { in_data[54:50], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_10z = in_data[168:165] >= { celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_3z = celloutsig_1_0z[17:4] > celloutsig_1_0z[13:0];
  assign celloutsig_1_7z = in_data[111:107] <= { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_16z = { celloutsig_1_0z[15:2], celloutsig_1_13z } && { in_data[186:174], celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_1_5z = ! { celloutsig_1_0z[13:12], celloutsig_1_1z };
  assign celloutsig_1_15z = { in_data[98:96], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z } < { celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_17z = { in_data[175:170], celloutsig_1_2z } < { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_1_18z = { in_data[123:106], celloutsig_1_5z, celloutsig_1_15z } < { celloutsig_1_6z, celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_0_12z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z[5:2], celloutsig_0_3z, celloutsig_0_10z } < { in_data[84:69], celloutsig_0_2z[5:3], celloutsig_0_2z[5:3] };
  assign celloutsig_0_18z = celloutsig_0_0z[3] & ~(celloutsig_0_0z[3]);
  assign celloutsig_1_1z = in_data[131] & ~(celloutsig_1_0z[16]);
  assign celloutsig_1_9z = celloutsig_1_5z & ~(celloutsig_1_6z);
  assign celloutsig_0_5z = { in_data[8:6], celloutsig_0_3z, celloutsig_0_3z } % { 1'h1, in_data[90:88], celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[58:53] * in_data[22:17];
  assign celloutsig_0_10z = celloutsig_0_5z[0] ? { in_data[17:13], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_8z } : { celloutsig_0_1z, celloutsig_0_0z[5:2], celloutsig_0_4z };
  assign celloutsig_1_12z = { celloutsig_1_0z[16:2], celloutsig_1_10z, celloutsig_1_4z } !== { in_data[122:108], celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_1_19z = { celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_2z } !== { celloutsig_1_0z[7:6], celloutsig_1_6z };
  assign celloutsig_1_6z = { in_data[173:168], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z } !== celloutsig_1_0z[9:0];
  assign celloutsig_1_8z = & celloutsig_1_0z[14:7];
  assign celloutsig_1_13z = | { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_2z, in_data[128:122] };
  assign celloutsig_1_0z = in_data[171:153] >> in_data[183:165];
  assign celloutsig_1_14z = celloutsig_1_0z[10:4] ^ in_data[111:105];
  assign celloutsig_0_4z = ~((celloutsig_0_3z & in_data[70]) | in_data[2]);
  assign celloutsig_0_8z = ~((celloutsig_0_5z[3] & celloutsig_0_2z[4]) | celloutsig_0_3z);
  always_latch
    if (!clkin_data[0]) celloutsig_0_1z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_1z = celloutsig_0_0z[5:3];
  assign celloutsig_0_2z[5:3] = ~ celloutsig_0_1z;
  assign celloutsig_0_2z[2:0] = celloutsig_0_2z[5:3];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
