#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Apr 30 15:32:15 2025
# Process ID: 227084
# Current directory: /home/fpga14/project_fpga/project_fpga.runs/synth_1
# Command line: vivado -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: /home/fpga14/project_fpga/project_fpga.runs/synth_1/top_module.vds
# Journal file: /home/fpga14/project_fpga/project_fpga.runs/synth_1/vivado.jou
# Running On: FPGA14L, OS: Linux, CPU Frequency: 1600.000 MHz, CPU Physical cores: 4, Host memory: 6129 MB
#-----------------------------------------------------------
source top_module.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1323.926 ; gain = 0.023 ; free physical = 844 ; free virtual = 2717
Command: read_checkpoint -auto_incremental -incremental /home/fpga14/project_fpga/project_fpga.srcs/utils_1/imports/synth_1/top_module.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/fpga14/project_fpga/project_fpga.srcs/utils_1/imports/synth_1/top_module.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_module -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 227186
CRITICAL WARNING: [Synth 8-10644] design element 'loudness_meter_pkg' is previously defined; ignoring this definition [/home/fpga14/project_fpga/project_fpga.srcs/sources_1/new/pkg.sv:9]
INFO: [Synth 8-9937] previous definition of design element 'loudness_meter_pkg' is here [/home/fpga14/Downloads/pkg.sv:9]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.516 ; gain = 387.770 ; free physical = 177 ; free virtual = 1762
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [/home/fpga14/project_fpga/project_fpga.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'i2s_to_pcm' [/home/fpga14/project_fpga/i2s_interface.sv:21]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [/home/fpga14/project_fpga/project_fpga.runs/synth_1/.Xil/Vivado-227084-FPGA14L/realtime/clk_wiz_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (0#1) [/home/fpga14/project_fpga/project_fpga.runs/synth_1/.Xil/Vivado-227084-FPGA14L/realtime/clk_wiz_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_pulse' [/mnt/data40tb/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:714]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 1 - type: integer 
	Parameter RST_USED bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/mnt/data40tb/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/mnt/data40tb/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_pulse' (0#1) [/mnt/data40tb/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:714]
INFO: [Synth 8-6157] synthesizing module 'dc_block' [/home/fpga14/project_fpga/i2s_interface.sv:3]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000010010 
INFO: [Synth 8-6155] done synthesizing module 'dc_block' (0#1) [/home/fpga14/project_fpga/i2s_interface.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'i2s_to_pcm' (0#1) [/home/fpga14/project_fpga/i2s_interface.sv:21]
INFO: [Synth 8-6157] synthesizing module 'loudness_top' [/home/fpga14/project_fpga/loudness_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'abs_value' [/home/fpga14/project_fpga/loudness_top.sv:90]
INFO: [Synth 8-6157] synthesizing module 'stream_register' [/home/fpga14/project_fpga/loudness_top.sv:255]
INFO: [Synth 8-6155] done synthesizing module 'stream_register' (0#1) [/home/fpga14/project_fpga/loudness_top.sv:255]
INFO: [Synth 8-6155] done synthesizing module 'abs_value' (0#1) [/home/fpga14/project_fpga/loudness_top.sv:90]
INFO: [Synth 8-6157] synthesizing module 'iir_filter' [/home/fpga14/project_fpga/loudness_top.sv:182]
	Parameter BITSINTERNAL bound to: 32'sb00000000000000000000000000010100 
INFO: [Synth 8-6157] synthesizing module 'stream_register__parameterized0' [/home/fpga14/project_fpga/loudness_top.sv:255]
INFO: [Synth 8-6155] done synthesizing module 'stream_register__parameterized0' (0#1) [/home/fpga14/project_fpga/loudness_top.sv:255]
INFO: [Synth 8-6155] done synthesizing module 'iir_filter' (0#1) [/home/fpga14/project_fpga/loudness_top.sv:182]
INFO: [Synth 8-6157] synthesizing module 'logarithm' [/home/fpga14/project_fpga/loudness_top.sv:124]
INFO: [Synth 8-6157] synthesizing module 'stream_register__parameterized1' [/home/fpga14/project_fpga/loudness_top.sv:255]
INFO: [Synth 8-6155] done synthesizing module 'stream_register__parameterized1' (0#1) [/home/fpga14/project_fpga/loudness_top.sv:255]
WARNING: [Synth 8-689] width (32) of port connection 'data_i' does not match port width (5) of module 'stream_register__parameterized1' [/home/fpga14/project_fpga/loudness_top.sv:166]
INFO: [Synth 8-6155] done synthesizing module 'logarithm' (0#1) [/home/fpga14/project_fpga/loudness_top.sv:124]
INFO: [Synth 8-6157] synthesizing module 'temp_encoder' [/home/fpga14/project_fpga/loudness_top.sv:220]
	Parameter NOUT bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'temp_encoder' (0#1) [/home/fpga14/project_fpga/loudness_top.sv:220]
INFO: [Synth 8-6155] done synthesizing module 'loudness_top' (0#1) [/home/fpga14/project_fpga/loudness_top.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [/home/fpga14/project_fpga/project_fpga.srcs/sources_1/new/top_module.sv:23]
WARNING: [Synth 8-6014] Unused sequential element rreg_reg was removed.  [/home/fpga14/project_fpga/i2s_interface.sv:81]
WARNING: [Synth 8-7129] Port clk in module dc_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port arstn in module dc_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2135.453 ; gain = 455.707 ; free physical = 167 ; free virtual = 1664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2147.328 ; gain = 467.582 ; free physical = 164 ; free virtual = 1662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2147.328 ; gain = 467.582 ; free physical = 164 ; free virtual = 1662
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2147.328 ; gain = 0.000 ; free physical = 164 ; free virtual = 1662
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga14/project_fpga/project_fpga.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'i2s/clkw0'
Finished Parsing XDC File [/home/fpga14/project_fpga/project_fpga.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'i2s/clkw0'
Parsing XDC File [/home/fpga14/project_fpga/project_fpga.srcs/constrs_1/new/floorplan.xdc]
Finished Parsing XDC File [/home/fpga14/project_fpga/project_fpga.srcs/constrs_1/new/floorplan.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga14/project_fpga/project_fpga.srcs/constrs_1/new/floorplan.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/fpga14/project_fpga/project_fpga.srcs/constrs_1/new/timing.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/fpga14/project_fpga/project_fpga.srcs/constrs_1/new/timing.xdc:1]
Finished Parsing XDC File [/home/fpga14/project_fpga/project_fpga.srcs/constrs_1/new/timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/data40tb/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2270.062 ; gain = 0.000 ; free physical = 170 ; free virtual = 1656
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2270.062 ; gain = 0.000 ; free physical = 169 ; free virtual = 1655
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2270.062 ; gain = 590.316 ; free physical = 165 ; free virtual = 1650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2270.062 ; gain = 590.316 ; free physical = 165 ; free virtual = 1650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/fpga14/project_fpga/project_fpga.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/fpga14/project_fpga/project_fpga.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for i2s/clkw0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i2s/xpm_cdc_pulse_inst/xpm_cdc_single_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2270.062 ; gain = 590.316 ; free physical = 165 ; free virtual = 1650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2270.062 ; gain = 590.316 ; free physical = 172 ; free virtual = 1650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   4 Input   21 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	  17 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_module has port i2s_sel driven by constant 0
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2270.062 ; gain = 590.316 ; free physical = 203 ; free virtual = 1623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2270.062 ; gain = 590.316 ; free physical = 198 ; free virtual = 1618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2270.062 ; gain = 590.316 ; free physical = 198 ; free virtual = 1618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2270.062 ; gain = 590.316 ; free physical = 198 ; free virtual = 1618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2270.062 ; gain = 590.316 ; free physical = 197 ; free virtual = 1618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2270.062 ; gain = 590.316 ; free physical = 197 ; free virtual = 1618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2270.062 ; gain = 590.316 ; free physical = 197 ; free virtual = 1618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2270.062 ; gain = 590.316 ; free physical = 197 ; free virtual = 1618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2270.062 ; gain = 590.316 ; free physical = 197 ; free virtual = 1618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2270.062 ; gain = 590.316 ; free physical = 197 ; free virtual = 1618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_1     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |    30|
|3     |LUT1    |    31|
|4     |LUT2    |    39|
|5     |LUT3    |    42|
|6     |LUT4    |     8|
|7     |LUT5    |    55|
|8     |LUT6    |    28|
|9     |MUXF7   |     1|
|10    |FDCE    |   144|
|11    |FDRE    |    66|
|12    |IBUF    |     2|
|13    |OBUF    |    19|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2270.062 ; gain = 590.316 ; free physical = 197 ; free virtual = 1618
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2270.062 ; gain = 467.582 ; free physical = 197 ; free virtual = 1618
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2270.070 ; gain = 590.316 ; free physical = 196 ; free virtual = 1617
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2270.070 ; gain = 0.000 ; free physical = 417 ; free virtual = 1838
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2270.070 ; gain = 0.000 ; free physical = 443 ; free virtual = 1863
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b50ba50e
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 10 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2270.070 ; gain = 924.332 ; free physical = 443 ; free virtual = 1864
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1842.878; main = 1532.682; forked = 361.499
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3242.059; main = 2270.066; forked = 971.992
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/fpga14/project_fpga/project_fpga.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 30 15:33:07 2025...
