{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484099092179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484099092179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 11 09:44:51 2017 " "Processing started: Wed Jan 11 09:44:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484099092179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484099092179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484099092179 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1484099092600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modchose.v 1 1 " "Found 1 design units, including 1 entities, in source file modchose.v" { { "Info" "ISGN_ENTITY_NAME" "1 modchose " "Found entity 1: modchose" {  } { { "modchose.v" "" { Text "I:/Game/Verilog_Clock/modchose.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484099092647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484099092647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zhuangtai.v 1 1 " "Found 1 design units, including 1 entities, in source file zhuangtai.v" { { "Info" "ISGN_ENTITY_NAME" "1 zhuangtai " "Found entity 1: zhuangtai" {  } { { "zhuangtai.v" "" { Text "I:/Game/Verilog_Clock/zhuangtai.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484099092647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484099092647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print4.v 1 1 " "Found 1 design units, including 1 entities, in source file print4.v" { { "Info" "ISGN_ENTITY_NAME" "1 print4 " "Found entity 1: print4" {  } { { "print4.v" "" { Text "I:/Game/Verilog_Clock/print4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484099092647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484099092647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print3.v 1 1 " "Found 1 design units, including 1 entities, in source file print3.v" { { "Info" "ISGN_ENTITY_NAME" "1 print3 " "Found entity 1: print3" {  } { { "print3.v" "" { Text "I:/Game/Verilog_Clock/print3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484099092647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484099092647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print2.v 1 1 " "Found 1 design units, including 1 entities, in source file print2.v" { { "Info" "ISGN_ENTITY_NAME" "1 print2 " "Found entity 1: print2" {  } { { "print2.v" "" { Text "I:/Game/Verilog_Clock/print2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484099092662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484099092662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print1.v 1 1 " "Found 1 design units, including 1 entities, in source file print1.v" { { "Info" "ISGN_ENTITY_NAME" "1 print1 " "Found entity 1: print1" {  } { { "print1.v" "" { Text "I:/Game/Verilog_Clock/print1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484099092662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484099092662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paobiao.v 1 1 " "Found 1 design units, including 1 entities, in source file paobiao.v" { { "Info" "ISGN_ENTITY_NAME" "1 paobiao " "Found entity 1: paobiao" {  } { { "paobiao.v" "" { Text "I:/Game/Verilog_Clock/paobiao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484099092662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484099092662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "naozhong.v 1 1 " "Found 1 design units, including 1 entities, in source file naozhong.v" { { "Info" "ISGN_ENTITY_NAME" "1 naozhong " "Found entity 1: naozhong" {  } { { "naozhong.v" "" { Text "I:/Game/Verilog_Clock/naozhong.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484099092662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484099092662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jishi.v 1 1 " "Found 1 design units, including 1 entities, in source file jishi.v" { { "Info" "ISGN_ENTITY_NAME" "1 jishi " "Found entity 1: jishi" {  } { { "jishi.v" "" { Text "I:/Game/Verilog_Clock/jishi.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484099092662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484099092662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenpin.v 1 1 " "Found 1 design units, including 1 entities, in source file fenpin.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenpin " "Found entity 1: fenpin" {  } { { "fenpin.v" "" { Text "I:/Game/Verilog_Clock/fenpin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484099092662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484099092662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484099092678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484099092678 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "baoshi.v(16) " "Verilog HDL information at baoshi.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "baoshi.v" "" { Text "I:/Game/Verilog_Clock/baoshi.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1484099092678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baoshi.v 1 1 " "Found 1 design units, including 1 entities, in source file baoshi.v" { { "Info" "ISGN_ENTITY_NAME" "1 baoshi " "Found entity 1: baoshi" {  } { { "baoshi.v" "" { Text "I:/Game/Verilog_Clock/baoshi.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484099092678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484099092678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "I:/Game/Verilog_Clock/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484099092678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484099092678 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Clock.v(49) " "Verilog HDL Instantiation warning at Clock.v(49): instance has no name" {  } { { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1484099092678 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Clock.v(60) " "Verilog HDL Instantiation warning at Clock.v(60): instance has no name" {  } { { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1484099092678 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Clock " "Elaborating entity \"Clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1484099092709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zhuangtai zhuangtai:comb_3 " "Elaborating entity \"zhuangtai\" for hierarchy \"zhuangtai:comb_3\"" {  } { { "Clock.v" "comb_3" { Text "I:/Game/Verilog_Clock/Clock.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484099092709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modchose modchose:mc " "Elaborating entity \"modchose\" for hierarchy \"modchose:mc\"" {  } { { "Clock.v" "mc" { Text "I:/Game/Verilog_Clock/Clock.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484099092709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenpin fenpin:fen " "Elaborating entity \"fenpin\" for hierarchy \"fenpin:fen\"" {  } { { "Clock.v" "fen" { Text "I:/Game/Verilog_Clock/Clock.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484099092709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jishi jishi:ji " "Elaborating entity \"jishi\" for hierarchy \"jishi:ji\"" {  } { { "Clock.v" "ji" { Text "I:/Game/Verilog_Clock/Clock.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484099092725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print1 print1:p1 " "Elaborating entity \"print1\" for hierarchy \"print1:p1\"" {  } { { "Clock.v" "p1" { Text "I:/Game/Verilog_Clock/Clock.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484099092740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paobiao paobiao:pao " "Elaborating entity \"paobiao\" for hierarchy \"paobiao:pao\"" {  } { { "Clock.v" "pao" { Text "I:/Game/Verilog_Clock/Clock.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484099092740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print2 print2:p2 " "Elaborating entity \"print2\" for hierarchy \"print2:p2\"" {  } { { "Clock.v" "p2" { Text "I:/Game/Verilog_Clock/Clock.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484099092740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baoshi baoshi:comb_4 " "Elaborating entity \"baoshi\" for hierarchy \"baoshi:comb_4\"" {  } { { "Clock.v" "comb_4" { Text "I:/Game/Verilog_Clock/Clock.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484099092740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print3 print3:p3 " "Elaborating entity \"print3\" for hierarchy \"print3:p3\"" {  } { { "Clock.v" "p3" { Text "I:/Game/Verilog_Clock/Clock.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484099092740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print4 print4:p4 " "Elaborating entity \"print4\" for hierarchy \"print4:p4\"" {  } { { "Clock.v" "p4" { Text "I:/Game/Verilog_Clock/Clock.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484099092740 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1484099093489 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "line\[0\] GND " "Pin \"line\[0\]\" is stuck at GND" {  } { { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484099093910 "|Clock|line[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "line\[1\] GND " "Pin \"line\[1\]\" is stuck at GND" {  } { { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484099093910 "|Clock|line[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "line\[2\] GND " "Pin \"line\[2\]\" is stuck at GND" {  } { { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484099093910 "|Clock|line[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "line\[3\] GND " "Pin \"line\[3\]\" is stuck at GND" {  } { { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484099093910 "|Clock|line[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "line\[4\] GND " "Pin \"line\[4\]\" is stuck at GND" {  } { { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484099093910 "|Clock|line[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "line\[5\] GND " "Pin \"line\[5\]\" is stuck at GND" {  } { { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484099093910 "|Clock|line[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "line\[6\] GND " "Pin \"line\[6\]\" is stuck at GND" {  } { { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484099093910 "|Clock|line[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "line\[7\] GND " "Pin \"line\[7\]\" is stuck at GND" {  } { { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484099093910 "|Clock|line[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[0\] GND " "Pin \"row\[0\]\" is stuck at GND" {  } { { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484099093910 "|Clock|row[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[1\] GND " "Pin \"row\[1\]\" is stuck at GND" {  } { { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484099093910 "|Clock|row[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[2\] GND " "Pin \"row\[2\]\" is stuck at GND" {  } { { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484099093910 "|Clock|row[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[3\] GND " "Pin \"row\[3\]\" is stuck at GND" {  } { { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484099093910 "|Clock|row[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[4\] GND " "Pin \"row\[4\]\" is stuck at GND" {  } { { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484099093910 "|Clock|row[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[5\] GND " "Pin \"row\[5\]\" is stuck at GND" {  } { { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484099093910 "|Clock|row[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[6\] GND " "Pin \"row\[6\]\" is stuck at GND" {  } { { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484099093910 "|Clock|row[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[7\] GND " "Pin \"row\[7\]\" is stuck at GND" {  } { { "Clock.v" "" { Text "I:/Game/Verilog_Clock/Clock.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484099093910 "|Clock|row[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1484099093910 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1484099094690 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/Game/Verilog_Clock/Clock.map.smsg " "Generated suppressed messages file I:/Game/Verilog_Clock/Clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1484099094737 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1484099094831 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484099094831 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "609 " "Implemented 609 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1484099094909 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1484099094909 ""} { "Info" "ICUT_CUT_TM_LCELLS" "572 " "Implemented 572 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1484099094909 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1484099094909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484099094924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 11 09:44:54 2017 " "Processing ended: Wed Jan 11 09:44:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484099094924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484099094924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484099094924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484099094924 ""}
