0.7
2020.2
Oct 14 2022
05:20:55
D:/Project/FPGA_XILINX/012_Binary_to_BCD02/012_Binary_to_BCD02.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/Project/FPGA_XILINX/012_Binary_to_BCD02/012_Binary_to_BCD02.srcs/sim_1/new/BVD_tb.v,1698256007,verilog,,,,BVD_tb,,,,,,,,
D:/Project/FPGA_XILINX/012_Binary_to_BCD02/012_Binary_to_BCD02.srcs/sources_1/new/BCD1bit.v,1698254260,verilog,,D:/Project/FPGA_XILINX/012_Binary_to_BCD02/012_Binary_to_BCD02.srcs/sources_1/new/BCDfourbit.v,,BCD1bit,,,,,,,,
D:/Project/FPGA_XILINX/012_Binary_to_BCD02/012_Binary_to_BCD02.srcs/sources_1/new/BCDfourbit.v,1698255817,verilog,,D:/Project/FPGA_XILINX/012_Binary_to_BCD02/012_Binary_to_BCD02.srcs/sim_1/new/BVD_tb.v,,BCDfourbit,,,,,,,,
