<stg><name>positMul</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:0 %y_mantissa3_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %y_mantissa3

]]></Node>
<StgValue><ssdm name="y_mantissa3_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:1 %y_exponent2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %y_exponent2

]]></Node>
<StgValue><ssdm name="y_exponent2_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:2 %y_regime1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %y_regime1

]]></Node>
<StgValue><ssdm name="y_regime1_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:3 %y_isZero_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %y_isZero

]]></Node>
<StgValue><ssdm name="y_isZero_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:4 %y_sign_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %y_sign

]]></Node>
<StgValue><ssdm name="y_sign_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry_ifconv:5 %x_mantissa_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %x_mantissa

]]></Node>
<StgValue><ssdm name="x_mantissa_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:6 %x_exponent2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %x_exponent2

]]></Node>
<StgValue><ssdm name="x_exponent2_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:7 %x_regime1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %x_regime1

]]></Node>
<StgValue><ssdm name="x_regime1_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:8 %x_isZero_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %x_isZero

]]></Node>
<StgValue><ssdm name="x_isZero_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:9 %x_sign_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %x_sign

]]></Node>
<StgValue><ssdm name="x_sign_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="60" op_0_bw="30">
<![CDATA[
entry_ifconv:10 %zext_ln748 = zext i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="zext_ln748"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="60" op_0_bw="30">
<![CDATA[
entry_ifconv:11 %zext_ln748_1 = zext i30 %y_mantissa3_read

]]></Node>
<StgValue><ssdm name="zext_ln748_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:12 %sign = xor i1 %x_sign_read, i1 %y_sign_read

]]></Node>
<StgValue><ssdm name="sign"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:13 %isZero = or i1 %x_isZero_read, i1 %y_isZero_read

]]></Node>
<StgValue><ssdm name="isZero"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="6">
<![CDATA[
entry_ifconv:14 %sext_ln755 = sext i6 %x_regime1_read

]]></Node>
<StgValue><ssdm name="sext_ln755"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="1">
<![CDATA[
entry_ifconv:15 %zext_ln756 = zext i1 %x_exponent2_read

]]></Node>
<StgValue><ssdm name="zext_ln756"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="6">
<![CDATA[
entry_ifconv:16 %sext_ln756 = sext i6 %y_regime1_read

]]></Node>
<StgValue><ssdm name="sext_ln756"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="1">
<![CDATA[
entry_ifconv:17 %zext_ln757 = zext i1 %y_exponent2_read

]]></Node>
<StgValue><ssdm name="zext_ln757"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:18 %add_ln757 = add i7 %sext_ln755, i7 %sext_ln756

]]></Node>
<StgValue><ssdm name="add_ln757"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:19 %add_ln757_1 = add i2 %zext_ln756, i2 %zext_ln757

]]></Node>
<StgValue><ssdm name="add_ln757_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="2">
<![CDATA[
entry_ifconv:20 %zext_ln757_1 = zext i2 %add_ln757_1

]]></Node>
<StgValue><ssdm name="zext_ln757_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:21 %sf_r = add i7 %zext_ln757_1, i7 %add_ln757

]]></Node>
<StgValue><ssdm name="sf_r"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln771" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="7">
<![CDATA[
entry_ifconv:22 %trunc_ln734 = trunc i7 %sf_r

]]></Node>
<StgValue><ssdm name="trunc_ln734"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32">
<![CDATA[
entry_ifconv:23 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32, i7 %sf_r, i32 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:24 %icmp_ln771 = icmp_eq  i2 %tmp, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln771"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry_ifconv:25 %mant = mul i60 %zext_ln748_1, i60 %zext_ln748

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
entry_ifconv:26 %ovf = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %mant, i32 59

]]></Node>
<StgValue><ssdm name="ovf"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ovf" val="1"/>
<literal name="icmp_ln771" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:27 %sf_r_1 = add i6 %trunc_ln734, i6 1

]]></Node>
<StgValue><ssdm name="sf_r_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ovf" val="1"/>
<literal name="or_ln820_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="30" op_0_bw="30" op_1_bw="60" op_2_bw="32">
<![CDATA[
entry_ifconv:28 %mantissa = partselect i30 @_ssdm_op_PartSelect.i30.i60.i32, i60 %mant, i32 30

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ovf" val="0"/>
<literal name="or_ln820_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="30" op_0_bw="30" op_1_bw="60" op_2_bw="32">
<![CDATA[
entry_ifconv:29 %mantissa_1 = partselect i30 @_ssdm_op_PartSelect.i30.i60.i32, i60 %mant, i32 29

]]></Node>
<StgValue><ssdm name="mantissa_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln771" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:30 %sf_r_3 = select i1 %ovf, i6 %sf_r_1, i6 %trunc_ln734

]]></Node>
<StgValue><ssdm name="sf_r_3"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln820_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry_ifconv:31 %mantissa_2 = select i1 %ovf, i30 %mantissa, i30 %mantissa_1

]]></Node>
<StgValue><ssdm name="mantissa_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:32 %regime_1 = select i1 %icmp_ln771, i6 34, i6 %sf_r_3

]]></Node>
<StgValue><ssdm name="regime_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:33 %icmp_ln803 = icmp_sgt  i6 %regime_1, i6 29

]]></Node>
<StgValue><ssdm name="icmp_ln803"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln820" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:34 %icmp_ln804 = icmp_sgt  i6 %regime_1, i6 34

]]></Node>
<StgValue><ssdm name="icmp_ln804"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln820" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:35 %select_ln804 = select i1 %icmp_ln804, i6 %regime_1, i6 34

]]></Node>
<StgValue><ssdm name="select_ln804"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln820" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:36 %select_ln820 = select i1 %isZero, i6 0, i6 30

]]></Node>
<StgValue><ssdm name="select_ln820"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:37 %or_ln820 = or i1 %isZero, i1 %icmp_ln803

]]></Node>
<StgValue><ssdm name="or_ln820"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:38 %regime = select i1 %or_ln820, i6 %select_ln820, i6 %select_ln804

]]></Node>
<StgValue><ssdm name="regime"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln820_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry_ifconv:39 %select_ln820_2 = select i1 %isZero, i30 0, i30 536870912

]]></Node>
<StgValue><ssdm name="select_ln820_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:40 %or_ln820_1 = or i1 %isZero, i1 %icmp_ln771

]]></Node>
<StgValue><ssdm name="or_ln820_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry_ifconv:41 %mantissa_4 = select i1 %or_ln820_1, i30 %select_ln820_2, i30 %mantissa_2

]]></Node>
<StgValue><ssdm name="mantissa_4"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:42 %xor_ln820 = xor i1 %isZero, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln820"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:43 %sign_2 = and i1 %sign, i1 %xor_ln820

]]></Node>
<StgValue><ssdm name="sign_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="38" op_0_bw="38" op_1_bw="1">
<![CDATA[
entry_ifconv:44 %newret1 = insertvalue i38 <undef>, i1 %sign_2

]]></Node>
<StgValue><ssdm name="newret1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="38" op_0_bw="38" op_1_bw="1">
<![CDATA[
entry_ifconv:45 %newret3 = insertvalue i38 %newret1, i1 %isZero

]]></Node>
<StgValue><ssdm name="newret3"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="38" op_0_bw="38" op_1_bw="6">
<![CDATA[
entry_ifconv:46 %newret5 = insertvalue i38 %newret3, i6 %regime

]]></Node>
<StgValue><ssdm name="newret5"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="38" op_0_bw="38" op_1_bw="30">
<![CDATA[
entry_ifconv:47 %newret7 = insertvalue i38 %newret5, i30 %mantissa_4

]]></Node>
<StgValue><ssdm name="newret7"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="38">
<![CDATA[
entry_ifconv:48 %ret_ln820 = ret i38 %newret7

]]></Node>
<StgValue><ssdm name="ret_ln820"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
