// Seed: 1162445524
module module_0 #(
    parameter id_1 = 32'd25
);
  wire _id_1;
  bit [id_1 : id_1] id_2, id_3;
  always begin : LABEL_0
    id_2 <= 1'b0;
  end
  assign id_1 = id_3;
  wire  id_4;
  logic id_5;
  wire  id_6;
  assign id_5 = id_1;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output uwire id_2,
    output wand id_3,
    output supply0 id_4,
    output logic id_5,
    output wire id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri id_9,
    input tri id_10,
    input tri id_11,
    output uwire id_12
);
  assign id_3 = id_11 - id_8;
  always id_5 = 1;
  logic id_14;
  ;
  wire id_15;
  ;
  wire [-1 'b0 : (  1  )] id_16;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
