{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639288825560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639288825560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 12 14:00:25 2021 " "Processing started: Sun Dec 12 14:00:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639288825560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639288825560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EDA1 -c EDA1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EDA1 -c EDA1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639288825560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1639288825934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eda1.v 1 1 " "Found 1 design units, including 1 entities, in source file eda1.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639288825977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639288825977 ""}
{ "Warning" "WSGN_SEARCH_FILE" "block1.bdf 1 1 " "Using design file block1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "block1.bdf" "" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639288826087 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1639288826087 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1639288826088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculator calculator:inst " "Elaborating entity \"calculator\" for hierarchy \"calculator:inst\"" {  } { { "block1.bdf" "inst" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { { 152 408 568 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639288826090 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a EDA1.v(22) " "Verilog HDL Always Construct warning at EDA1.v(22): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639288826092 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b EDA1.v(22) " "Verilog HDL Always Construct warning at EDA1.v(22): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639288826092 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a EDA1.v(23) " "Verilog HDL Always Construct warning at EDA1.v(23): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639288826092 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b EDA1.v(23) " "Verilog HDL Always Construct warning at EDA1.v(23): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639288826092 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a EDA1.v(24) " "Verilog HDL Always Construct warning at EDA1.v(24): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639288826092 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b EDA1.v(24) " "Verilog HDL Always Construct warning at EDA1.v(24): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639288826092 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a EDA1.v(25) " "Verilog HDL Always Construct warning at EDA1.v(25): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639288826092 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b EDA1.v(25) " "Verilog HDL Always Construct warning at EDA1.v(25): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639288826092 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "EDA1.v(20) " "Verilog HDL Case Statement warning at EDA1.v(20): incomplete case statement has no default case item" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1639288826092 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 EDA1.v(29) " "Verilog HDL assignment warning at EDA1.v(29): truncated value with size 32 to match size of target (9)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639288826092 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out EDA1.v(18) " "Verilog HDL Always Construct warning at EDA1.v(18): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1639288826092 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data0 EDA1.v(48) " "Verilog HDL Always Construct warning at EDA1.v(48): variable \"data0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639288826092 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data1 EDA1.v(52) " "Verilog HDL Always Construct warning at EDA1.v(52): variable \"data1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639288826092 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data2 EDA1.v(56) " "Verilog HDL Always Construct warning at EDA1.v(56): variable \"data2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639288826092 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minus EDA1.v(60) " "Verilog HDL Always Construct warning at EDA1.v(60): variable \"minus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639288826092 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a EDA1.v(64) " "Verilog HDL Always Construct warning at EDA1.v(64): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "EDA1.v(45) " "Verilog HDL Case Statement warning at EDA1.v(45): incomplete case statement has no default case item" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 45 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en EDA1.v(44) " "Verilog HDL Always Construct warning at EDA1.v(44): inferring latch(es) for variable \"en\", which holds its previous value in one or more paths through the always construct" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data EDA1.v(44) " "Verilog HDL Always Construct warning at EDA1.v(44): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "EDA1.v(103) " "Verilog HDL Case Statement warning at EDA1.v(103): incomplete case statement has no default case item" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 103 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "light EDA1.v(101) " "Verilog HDL Always Construct warning at EDA1.v(101): inferring latch(es) for variable \"light\", which holds its previous value in one or more paths through the always construct" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "light\[0\] EDA1.v(101) " "Inferred latch for \"light\[0\]\" at EDA1.v(101)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "light\[1\] EDA1.v(101) " "Inferred latch for \"light\[1\]\" at EDA1.v(101)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "light\[2\] EDA1.v(101) " "Inferred latch for \"light\[2\]\" at EDA1.v(101)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "light\[3\] EDA1.v(101) " "Inferred latch for \"light\[3\]\" at EDA1.v(101)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "light\[4\] EDA1.v(101) " "Inferred latch for \"light\[4\]\" at EDA1.v(101)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "light\[5\] EDA1.v(101) " "Inferred latch for \"light\[5\]\" at EDA1.v(101)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "light\[6\] EDA1.v(101) " "Inferred latch for \"light\[6\]\" at EDA1.v(101)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] EDA1.v(44) " "Inferred latch for \"data\[0\]\" at EDA1.v(44)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] EDA1.v(44) " "Inferred latch for \"data\[1\]\" at EDA1.v(44)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] EDA1.v(44) " "Inferred latch for \"data\[2\]\" at EDA1.v(44)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] EDA1.v(44) " "Inferred latch for \"data\[3\]\" at EDA1.v(44)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] EDA1.v(44) " "Inferred latch for \"data\[4\]\" at EDA1.v(44)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[0\] EDA1.v(44) " "Inferred latch for \"en\[0\]\" at EDA1.v(44)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[1\] EDA1.v(44) " "Inferred latch for \"en\[1\]\" at EDA1.v(44)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[2\] EDA1.v(44) " "Inferred latch for \"en\[2\]\" at EDA1.v(44)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[3\] EDA1.v(44) " "Inferred latch for \"en\[3\]\" at EDA1.v(44)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[4\] EDA1.v(44) " "Inferred latch for \"en\[4\]\" at EDA1.v(44)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[5\] EDA1.v(44) " "Inferred latch for \"en\[5\]\" at EDA1.v(44)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] EDA1.v(18) " "Inferred latch for \"out\[0\]\" at EDA1.v(18)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] EDA1.v(18) " "Inferred latch for \"out\[1\]\" at EDA1.v(18)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] EDA1.v(18) " "Inferred latch for \"out\[2\]\" at EDA1.v(18)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] EDA1.v(18) " "Inferred latch for \"out\[3\]\" at EDA1.v(18)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] EDA1.v(18) " "Inferred latch for \"out\[4\]\" at EDA1.v(18)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826093 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] EDA1.v(18) " "Inferred latch for \"out\[5\]\" at EDA1.v(18)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826094 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] EDA1.v(18) " "Inferred latch for \"out\[6\]\" at EDA1.v(18)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826094 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] EDA1.v(18) " "Inferred latch for \"out\[7\]\" at EDA1.v(18)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826094 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] EDA1.v(18) " "Inferred latch for \"out\[8\]\" at EDA1.v(18)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639288826094 "|Block1|calculator:inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "calculator:inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"calculator:inst\|Mult0\"" {  } { { "EDA1.v" "Mult0" { Text "D:/altera/13.0/EDA1/EDA1.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639288826271 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "calculator:inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"calculator:inst\|Div0\"" {  } { { "EDA1.v" "Div0" { Text "D:/altera/13.0/EDA1/EDA1.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639288826271 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1639288826271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculator:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"calculator:inst\|lpm_mult:Mult0\"" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639288826328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculator:inst\|lpm_mult:Mult0 " "Instantiated megafunction \"calculator:inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639288826328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639288826328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639288826328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639288826328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639288826328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639288826328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639288826328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639288826328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639288826328 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639288826328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a7t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a7t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a7t " "Found entity 1: mult_a7t" {  } { { "db/mult_a7t.tdf" "" { Text "D:/altera/13.0/EDA1/db/mult_a7t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639288826376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639288826376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculator:inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"calculator:inst\|lpm_divide:Div0\"" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639288826410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculator:inst\|lpm_divide:Div0 " "Instantiated megafunction \"calculator:inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639288826410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639288826410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639288826410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639288826410 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639288826410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6gm " "Found entity 1: lpm_divide_6gm" {  } { { "db/lpm_divide_6gm.tdf" "" { Text "D:/altera/13.0/EDA1/db/lpm_divide_6gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639288826456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639288826456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "D:/altera/13.0/EDA1/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639288826471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639288826471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p2f " "Found entity 1: alt_u_div_p2f" {  } { { "db/alt_u_div_p2f.tdf" "" { Text "D:/altera/13.0/EDA1/db/alt_u_div_p2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639288826486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639288826486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "D:/altera/13.0/EDA1/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639288826535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639288826535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "D:/altera/13.0/EDA1/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639288826582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639288826582 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "calculator:inst\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[4\] " "Synthesized away node \"calculator:inst\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "D:/altera/13.0/EDA1/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 24 -1 0 } } { "block1.bdf" "" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { { 152 408 568 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639288826601 "|Block1|calculator:inst|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1639288826601 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1639288826601 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "48 " "Ignored 48 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1639288826725 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "44 " "Ignored 44 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1639288826725 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1639288826725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|out\[8\] " "Latch calculator:inst\|out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA k\[2\] " "Ports D and ENA on the latch are fed by the same signal k\[2\]" {  } { { "block1.bdf" "" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { { 208 224 392 224 "k\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639288826729 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639288826729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|en\[5\] " "Latch calculator:inst\|en\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|cnt_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|cnt_sel\[2\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639288826730 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639288826730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|en\[3\] " "Latch calculator:inst\|en\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|cnt_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|cnt_sel\[1\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639288826730 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639288826730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|en\[2\] " "Latch calculator:inst\|en\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|cnt_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|cnt_sel\[1\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639288826730 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639288826730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|en\[1\] " "Latch calculator:inst\|en\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|cnt_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|cnt_sel\[1\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639288826730 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639288826730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|en\[0\] " "Latch calculator:inst\|en\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|cnt_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|cnt_sel\[2\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639288826730 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639288826730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|light\[6\] " "Latch calculator:inst\|light\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|data\[4\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|data\[4\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639288826730 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639288826730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|light\[5\] " "Latch calculator:inst\|light\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|data\[1\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|data\[1\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639288826730 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639288826730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|light\[4\] " "Latch calculator:inst\|light\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|data\[1\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|data\[1\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639288826730 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639288826730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|light\[3\] " "Latch calculator:inst\|light\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|data\[4\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|data\[4\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639288826730 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639288826730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|light\[2\] " "Latch calculator:inst\|light\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|data\[4\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|data\[4\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639288826730 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639288826730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|light\[1\] " "Latch calculator:inst\|light\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|data\[4\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|data\[4\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639288826730 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639288826730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|light\[0\] " "Latch calculator:inst\|light\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|data\[4\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|data\[4\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639288826730 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639288826730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|out\[7\] " "Latch calculator:inst\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA k\[0\] " "Ports D and ENA on the latch are fed by the same signal k\[0\]" {  } { { "block1.bdf" "" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { { 208 224 392 224 "k\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639288826730 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639288826730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|out\[6\] " "Latch calculator:inst\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA k\[0\] " "Ports D and ENA on the latch are fed by the same signal k\[0\]" {  } { { "block1.bdf" "" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { { 208 224 392 224 "k\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639288826731 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639288826731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|out\[5\] " "Latch calculator:inst\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA k\[0\] " "Ports D and ENA on the latch are fed by the same signal k\[0\]" {  } { { "block1.bdf" "" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { { 208 224 392 224 "k\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639288826731 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639288826731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|out\[4\] " "Latch calculator:inst\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA k\[2\] " "Ports D and ENA on the latch are fed by the same signal k\[2\]" {  } { { "block1.bdf" "" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { { 208 224 392 224 "k\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639288826731 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639288826731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|out\[3\] " "Latch calculator:inst\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA k\[2\] " "Ports D and ENA on the latch are fed by the same signal k\[2\]" {  } { { "block1.bdf" "" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { { 208 224 392 224 "k\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639288826731 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639288826731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|out\[2\] " "Latch calculator:inst\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA k\[2\] " "Ports D and ENA on the latch are fed by the same signal k\[2\]" {  } { { "block1.bdf" "" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { { 208 224 392 224 "k\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639288826731 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639288826731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|out\[1\] " "Latch calculator:inst\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA k\[2\] " "Ports D and ENA on the latch are fed by the same signal k\[2\]" {  } { { "block1.bdf" "" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { { 208 224 392 224 "k\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639288826731 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639288826731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|out\[0\] " "Latch calculator:inst\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA k\[2\] " "Ports D and ENA on the latch are fed by the same signal k\[2\]" {  } { { "block1.bdf" "" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { { 208 224 392 224 "k\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639288826731 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639288826731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|data\[4\] " "Latch calculator:inst\|data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|cnt_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|cnt_sel\[1\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639288826731 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639288826731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|data\[0\] " "Latch calculator:inst\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|cnt_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|cnt_sel\[2\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639288826731 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639288826731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|data\[1\] " "Latch calculator:inst\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|cnt_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|cnt_sel\[2\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639288826731 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639288826731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|data\[2\] " "Latch calculator:inst\|data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|cnt_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|cnt_sel\[2\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639288826731 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639288826731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|data\[3\] " "Latch calculator:inst\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|cnt_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|cnt_sel\[2\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639288826731 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639288826731 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "en\[4\] VCC " "Pin \"en\[4\]\" is stuck at VCC" {  } { { "block1.bdf" "" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { { 192 624 800 208 "en\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639288826783 "|Block1|en[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1639288826783 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1639288826860 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1639288827165 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639288827165 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "216 " "Implemented 216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1639288827197 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1639288827197 ""} { "Info" "ICUT_CUT_TM_LCELLS" "190 " "Implemented 190 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1639288827197 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1639288827197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4616 " "Peak virtual memory: 4616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639288827214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 12 14:00:27 2021 " "Processing ended: Sun Dec 12 14:00:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639288827214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639288827214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639288827214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639288827214 ""}
