// Seed: 1712348986
module module_0 (
    id_1,
    id_2
);
  inout logic [7:0] id_2;
  input wire id_1;
  always id_2#(1, 1 + 1) [1] = -1;
endmodule
module module_1 #(
    parameter id_6 = 32'd54
) (
    id_1,
    id_2,
    id_3,
    id_4["" :-1],
    id_5,
    _id_6
);
  inout wire _id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_4
  );
  logic [id_6 : -1] id_7;
  ;
endmodule
