Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Oct 20 12:47:10 2023
| Host         : DESKTOP-5S9J28F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_Top_control_sets_placed.rpt
| Design       : UART_Top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    59 |
|    Minimum number of control sets                        |    59 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    59 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    44 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             146 |           91 |
| No           | No                    | Yes                    |              88 |           29 |
| No           | Yes                   | No                     |              64 |           16 |
| Yes          | No                    | No                     |            1032 |          597 |
| Yes          | No                    | Yes                    |             107 |           29 |
| Yes          | Yes                   | No                     |              62 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+---------------------------------------+----------------------+------------------+----------------+--------------+
|                   Clock Signal                   |             Enable Signal             |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+---------------------------------------+----------------------+------------------+----------------+--------------+
|  CPU/PC_Register/o_sign_reg_i_8_0                |                                       |                      |                1 |              1 |         1.00 |
| ~clk_n                                           |                                       |                      |                1 |              1 |         1.00 |
|  i_clk_sys_IBUF_BUFG                             | u_uart_rx/o_ld_parity_i_1_n_2         | u_uart_rx/i_rst_n    |                1 |              1 |         1.00 |
|  i_clk_sys_IBUF_BUFG                             | u_uart_tx/o_uart_tx_i_1_n_2           | u_uart_rx/i_rst_n    |                1 |              1 |         1.00 |
|  CPU/PC_Register/Smaller_reg_i_4_0               |                                       |                      |                1 |              2 |         2.00 |
|  u_uart_rx/r_next_state_reg[2]_i_2__0_n_2        |                                       |                      |                1 |              3 |         3.00 |
|  u_uart_tx/r_next_state_reg[2]_i_2_n_2           |                                       |                      |                2 |              3 |         1.50 |
|  seg/divider/CLK                                 |                                       |                      |                2 |              3 |         1.50 |
|  i_clk_sys_IBUF_BUFG                             |                                       |                      |                4 |              4 |         1.00 |
|  i_clk_sys_IBUF_BUFG                             | u_uart_tx/r_tx_cnt[3]_i_1_n_2         | u_uart_rx/i_rst_n    |                2 |              5 |         2.50 |
|  i_clk_sys_IBUF_BUFG                             | tDR/E[0]                              | u_uart_rx/i_rst_n    |                3 |              7 |         2.33 |
|  i_clk_sys_IBUF_BUFG                             | u_uart_rx/o_uart_data[7]_i_1_n_2      | u_uart_rx/i_rst_n    |                2 |              8 |         4.00 |
|  i_clk_sys_IBUF_BUFG                             | u_uart_tx/r_data_tx[7]_i_1_n_2        | u_uart_rx/i_rst_n    |                2 |              8 |         4.00 |
|  i_clk_sys_IBUF_BUFG                             | tx_data[7]_i_1_n_2                    |                      |                1 |              8 |         8.00 |
|  i_clk_sys_IBUF_BUFG                             | u_uart_rx/r_data_rcv[7]_i_1_n_2       | u_uart_rx/i_rst_n    |                4 |             13 |         3.25 |
|  clk_n                                           | CPU/Regfile/Result0_i_33[0]           | Rst_CPU_reg_n_2      |               14 |             31 |         2.21 |
|  i_clk_sys_IBUF_BUFG                             | led_data[31]_i_2_n_2                  | led_data[31]_i_1_n_2 |               12 |             31 |         2.58 |
|  clk_n                                           | CPU/PC_Register/regs[11][31]_i_2_0[0] |                      |               16 |             32 |         2.00 |
|  clk_n                                           | CPU/PC_Register/regs[25][31]_i_2_0[0] |                      |               23 |             32 |         1.39 |
|  clk_n                                           | CPU/PC_Register/regs[5][31]_i_2_0[0]  |                      |               20 |             32 |         1.60 |
|  clk_n                                           | CPU/PC_Register/regs[6][31]_i_2_0[0]  |                      |               20 |             32 |         1.60 |
|  clk_n                                           | CPU/PC_Register/regs[30][31]_i_2_0[0] |                      |               18 |             32 |         1.78 |
|  clk_n                                           | CPU/PC_Register/regs[3][31]_i_2_0[0]  |                      |               15 |             32 |         2.13 |
|  clk_n                                           | CPU/PC_Register/regs[19][31]_i_2_0[0] |                      |               17 |             32 |         1.88 |
|  clk_n                                           | CPU/PC_Register/regs[22][31]_i_2_0[0] |                      |               20 |             32 |         1.60 |
|  clk_n                                           | CPU/PC_Register/regs[18][31]_i_2_0[0] |                      |               18 |             32 |         1.78 |
|  clk_n                                           | CPU/PC_Register/regs[31][31]_i_2_0[0] |                      |               27 |             32 |         1.19 |
|  clk_n                                           | CPU/PC_Register/regs[26][31]_i_2_0[0] |                      |               21 |             32 |         1.52 |
|  clk_n                                           | CPU/PC_Register/regs[1][31]_i_2_0[0]  |                      |               16 |             32 |         2.00 |
|  clk_n                                           | CPU/PC_Register/regs[7][31]_i_2_0[0]  |                      |               23 |             32 |         1.39 |
|  clk_n                                           | CPU/PC_Register/regs[14][31]_i_2_0[0] |                      |               21 |             32 |         1.52 |
|  clk_n                                           | CPU/PC_Register/regs[2][31]_i_2_0[0]  |                      |               15 |             32 |         2.13 |
|  clk_n                                           | CPU/PC_Register/regs[4][31]_i_2_0[0]  |                      |               14 |             32 |         2.29 |
|  clk_n                                           | CPU/PC_Register/regs[12][31]_i_2_0[0] |                      |               16 |             32 |         2.00 |
|  clk_n                                           | CPU/PC_Register/regs[8][31]_i_2_0[0]  |                      |               21 |             32 |         1.52 |
|  clk_n                                           | CPU/PC_Register/regs[29][31]_i_2_0[0] |                      |               21 |             32 |         1.52 |
|  clk_n                                           | CPU/PC_Register/regs[24][31]_i_2_0[0] |                      |               18 |             32 |         1.78 |
|  clk_n                                           | CPU/PC_Register/regs[23][31]_i_2_0[0] |                      |               23 |             32 |         1.39 |
|  clk_n                                           | CPU/PC_Register/regs[27][31]_i_2_0[0] |                      |               22 |             32 |         1.45 |
|  clk_n                                           | CPU/PC_Register/regs[13][31]_i_2_0[0] |                      |               16 |             32 |         2.00 |
| ~CPU/PC_Register/o_mantissa_reg[24]_i_3_n_2_BUFG |                                       |                      |               15 |             32 |         2.13 |
|  n_1_9581_BUFG                                   |                                       |                      |               26 |             32 |         1.23 |
|  n_0_7217_BUFG                                   |                                       |                      |               17 |             32 |         1.88 |
|  i_clk_sys_IBUF_BUFG                             |                                       | CPU/divider4/clear   |                8 |             32 |         4.00 |
|  clk_n                                           | CPU/PC_Register/regs[10][31]_i_8_0[0] |                      |               13 |             32 |         2.46 |
|  clk_n                                           | CPU/PC_Register/regs[21][31]_i_2_0[0] |                      |               20 |             32 |         1.60 |
|  clk_n                                           | CPU/PC_Register/regs[20][31]_i_2_0[0] |                      |               20 |             32 |         1.60 |
|  clk_n                                           | CPU/PC_Register/regs[28][31]_i_2_0[0] |                      |               20 |             32 |         1.60 |
|  clk_n                                           | CPU/PC_Register/regs[9][31]_i_2_0[0]  |                      |               20 |             32 |         1.60 |
|  i_clk_sys_IBUF_BUFG                             |                                       | seg/divider/clear    |                8 |             32 |         4.00 |
|  i_clk_sys_IBUF_BUFG                             | tDR/cnt_0                             | u_uart_rx/i_rst_n    |                7 |             32 |         4.57 |
|  clk_n                                           | CPU/PC_Register/regs[17][31]_i_2_0[0] |                      |               17 |             32 |         1.88 |
|  i_clk_sys_IBUF_BUFG                             | SendCnt                               | u_uart_rx/i_rst_n    |                7 |             32 |         4.57 |
|  clk_n                                           | CPU/PC_Register/regs[15][31]_i_2_0[0] |                      |               21 |             32 |         1.52 |
|  i_clk_sys_IBUF_BUFG                             | treceivedata[31]_i_1_n_2              |                      |                5 |             32 |         6.40 |
|  clk_n                                           | CPU/PC_Register/regs[16][31]_i_2_0[0] |                      |               19 |             32 |         1.68 |
|  alu_f/add/o_exponent                            |                                       |                      |               21 |             33 |         1.57 |
|  clk_n                                           | CPU/PC_Register/p_0_in                |                      |               11 |             88 |         8.00 |
|  i_clk_sys_IBUF_BUFG                             |                                       | u_uart_rx/i_rst_n    |               29 |             88 |         3.03 |
+--------------------------------------------------+---------------------------------------+----------------------+------------------+----------------+--------------+


