Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 16:35:18 2025
| Host         : DESKTOP-26A9125 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FeuTriColorSysteme_timing_summary_routed.rpt -pb FeuTriColorSysteme_timing_summary_routed.pb -rpx FeuTriColorSysteme_timing_summary_routed.rpx -warn_on_violation
| Design       : FeuTriColorSysteme
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  99          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (99)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (194)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (99)
-------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: U1/clk_reg_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/clk_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (194)
--------------------------------------------------
 There are 194 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  211          inf        0.000                      0                  211           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           211 Endpoints
Min Delay           211 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/couleur_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Oeo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.441ns  (logic 4.360ns (46.181%)  route 5.081ns (53.819%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE                         0.000     0.000 r  U3/couleur_reg[0]/C
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U3/couleur_reg[0]/Q
                         net (fo=10, routed)          1.905     2.361    U3/couleur_reg_n_0_[0]
    SLICE_X64Y45         LUT2 (Prop_lut2_I0_O)        0.150     2.511 r  U3/Oeo_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.176     5.687    Oeo_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.754     9.441 r  Oeo_OBUF_inst/O
                         net (fo=0)                   0.000     9.441    Oeo
    E19                                                               r  Oeo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/couleur_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Veo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.956ns  (logic 4.319ns (48.226%)  route 4.637ns (51.774%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE                         0.000     0.000 r  U3/couleur_reg[0]/C
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U3/couleur_reg[0]/Q
                         net (fo=10, routed)          1.157     1.613    U3/couleur_reg_n_0_[0]
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.150     1.763 r  U3/Veo_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.480     5.243    Veo_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.713     8.956 r  Veo_OBUF_inst/O
                         net (fo=0)                   0.000     8.956    Veo
    V19                                                               r  Veo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/couleur_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Vns
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.933ns  (logic 4.101ns (45.912%)  route 4.832ns (54.088%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE                         0.000     0.000 r  U3/couleur_reg[0]/C
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U3/couleur_reg[0]/Q
                         net (fo=10, routed)          1.905     2.361    U3/couleur_reg_n_0_[0]
    SLICE_X64Y45         LUT2 (Prop_lut2_I1_O)        0.124     2.485 r  U3/Vns_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.927     5.412    Vns_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.933 r  Vns_OBUF_inst/O
                         net (fo=0)                   0.000     8.933    Vns
    L1                                                                r  Vns (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/couleur_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Rns
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.487ns  (logic 4.087ns (48.159%)  route 4.400ns (51.841%))
  Logic Levels:           3  (FDPE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDPE                         0.000     0.000 r  U3/couleur_reg[1]/C
    SLICE_X62Y21         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  U3/couleur_reg[1]/Q
                         net (fo=8, routed)           1.817     2.273    U3/Reo_OBUF
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.397 r  U3/Rns_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.583     4.980    Rns_OBUF
    N3                   OBUF (Prop_obuf_I_O)         3.507     8.487 r  Rns_OBUF_inst/O
                         net (fo=0)                   0.000     8.487    Rns
    N3                                                                r  Rns (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/couleur_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Ons
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.354ns  (logic 4.325ns (51.779%)  route 4.028ns (48.221%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE                         0.000     0.000 r  U3/couleur_reg[0]/C
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U3/couleur_reg[0]/Q
                         net (fo=10, routed)          1.908     2.364    U3/couleur_reg_n_0_[0]
    SLICE_X64Y45         LUT2 (Prop_lut2_I0_O)        0.150     2.514 r  U3/Ons_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.120     4.634    Ons_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.719     8.354 r  Ons_OBUF_inst/O
                         net (fo=0)                   0.000     8.354    Ons
    P1                                                                r  Ons (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/couleur_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.117ns  (logic 4.233ns (52.153%)  route 3.884ns (47.847%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE                         0.000     0.000 r  U3/couleur_reg[0]/C
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U3/couleur_reg[0]/Q
                         net (fo=10, routed)          1.157     1.613    U3/couleur_reg_n_0_[0]
    SLICE_X64Y20         LUT3 (Prop_lut3_I2_O)        0.124     1.737 r  U3/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.872     2.608    U3/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.732 r  U3/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.855     4.588    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.117 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.117    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/couleur_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.057ns  (logic 4.239ns (52.617%)  route 3.818ns (47.383%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE                         0.000     0.000 r  U3/couleur_reg[0]/C
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U3/couleur_reg[0]/Q
                         net (fo=10, routed)          1.157     1.613    U3/couleur_reg_n_0_[0]
    SLICE_X64Y20         LUT3 (Prop_lut3_I2_O)        0.124     1.737 r  U3/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.858     2.594    U3/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.718 r  U3/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.803     4.522    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.057 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.057    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/couleur_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Reo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.951ns  (logic 3.961ns (49.813%)  route 3.990ns (50.187%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDPE                         0.000     0.000 r  U3/couleur_reg[1]/C
    SLICE_X62Y21         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  U3/couleur_reg[1]/Q
                         net (fo=8, routed)           3.990     4.446    Reo_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.951 r  Reo_OBUF_inst/O
                         net (fo=0)                   0.000     7.951    Reo
    U16                                                               r  Reo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/couleur_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.827ns  (logic 4.235ns (54.112%)  route 3.592ns (45.888%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE                         0.000     0.000 r  U3/couleur_reg[0]/C
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U3/couleur_reg[0]/Q
                         net (fo=10, routed)          1.157     1.613    U3/couleur_reg_n_0_[0]
    SLICE_X64Y20         LUT3 (Prop_lut3_I2_O)        0.124     1.737 r  U3/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.529     2.265    U3/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.389 r  U3/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.907     4.296    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.827 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.827    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/couleur_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.781ns  (logic 4.215ns (54.166%)  route 3.566ns (45.834%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE                         0.000     0.000 r  U3/couleur_reg[0]/C
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U3/couleur_reg[0]/Q
                         net (fo=10, routed)          1.157     1.613    U3/couleur_reg_n_0_[0]
    SLICE_X64Y20         LUT3 (Prop_lut3_I2_O)        0.124     1.737 r  U3/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.465     2.201    U3/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I2_O)        0.124     2.325 r  U3/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.945     4.270    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.781 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.781    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/clk_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/clk_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  U2/clk_reg_reg/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/clk_reg_reg/Q
                         net (fo=3, routed)           0.168     0.309    U2/CLK
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  U2/clk_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    U2/clk_reg_i_1__0_n_0
    SLICE_X65Y27         FDRE                                         r  U2/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/couleur_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/couleur_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE                         0.000     0.000 r  U3/couleur_reg[0]/C
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U3/couleur_reg[0]/Q
                         net (fo=10, routed)          0.168     0.309    U3/couleur_reg_n_0_[0]
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  U3/couleur[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    U3/couleur[0]_i_1_n_0
    SLICE_X61Y24         FDCE                                         r  U3/couleur_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/clk_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  U2/clk_counter_reg[0]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  U2/clk_counter_reg[0]/Q
                         net (fo=3, routed)           0.179     0.320    U2/clk_counter_reg_n_0_[0]
    SLICE_X65Y23         LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  U2/clk_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.365    U2/clk_counter[0]_i_1__0_n_0
    SLICE_X65Y23         FDRE                                         r  U2/clk_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE                         0.000     0.000 r  U1/clk_counter_reg[12]/C
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_counter_reg[12]/Q
                         net (fo=2, routed)           0.117     0.258    U1/clk_counter[12]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  U1/clk_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.366    U1/clk_counter0_carry__1_n_4
    SLICE_X37Y44         FDRE                                         r  U1/clk_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_counter_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE                         0.000     0.000 r  U1/clk_counter_reg[24]/C
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_counter_reg[24]/Q
                         net (fo=2, routed)           0.117     0.258    U1/clk_counter[24]
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  U1/clk_counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     0.366    U1/clk_counter0_carry__4_n_4
    SLICE_X37Y47         FDRE                                         r  U1/clk_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_counter_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE                         0.000     0.000 r  U1/clk_counter_reg[28]/C
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_counter_reg[28]/Q
                         net (fo=2, routed)           0.117     0.258    U1/clk_counter[28]
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  U1/clk_counter0_carry__5/O[3]
                         net (fo=1, routed)           0.000     0.366    U1/clk_counter0_carry__5_n_4
    SLICE_X37Y48         FDRE                                         r  U1/clk_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE                         0.000     0.000 r  U1/clk_counter_reg[4]/C
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_counter_reg[4]/Q
                         net (fo=2, routed)           0.117     0.258    U1/clk_counter[4]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  U1/clk_counter0_carry/O[3]
                         net (fo=1, routed)           0.000     0.366    U1/clk_counter0_carry_n_4
    SLICE_X37Y42         FDRE                                         r  U1/clk_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_counter_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE                         0.000     0.000 r  U1/clk_counter_reg[16]/C
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_counter_reg[16]/Q
                         net (fo=2, routed)           0.119     0.260    U1/clk_counter[16]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  U1/clk_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.368    U1/clk_counter0_carry__2_n_4
    SLICE_X37Y45         FDRE                                         r  U1/clk_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE                         0.000     0.000 r  U1/clk_counter_reg[20]/C
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_counter_reg[20]/Q
                         net (fo=2, routed)           0.120     0.261    U1/clk_counter[20]
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  U1/clk_counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     0.369    U1/clk_counter0_carry__3_n_4
    SLICE_X37Y46         FDRE                                         r  U1/clk_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE                         0.000     0.000 r  U1/clk_counter_reg[8]/C
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_counter_reg[8]/Q
                         net (fo=2, routed)           0.120     0.261    U1/clk_counter[8]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  U1/clk_counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.369    U1/clk_counter0_carry__0_n_4
    SLICE_X37Y43         FDRE                                         r  U1/clk_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------





