Timing Analyzer report for top
Fri Feb 11 18:20:06 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PIXCLK'
 14. Slow 1200mV 85C Model Setup: 'LED:led|LedCtrl:ledCtrl|shiftClk[3]'
 15. Slow 1200mV 85C Model Setup: 'LED:led|LedCtrl:ledCtrl|shiftClk[2]'
 16. Slow 1200mV 85C Model Setup: 'LED:led|LedCtrl:ledCtrl|shiftClk[1]'
 17. Slow 1200mV 85C Model Setup: 'LED:led|LedCtrl:ledCtrl|shiftClk[0]'
 18. Slow 1200mV 85C Model Setup: 'pll|altpll_0|sd1|pll7|clk[1]'
 19. Slow 1200mV 85C Model Setup: 'pll|altpll_0|sd1|pll7|clk[0]'
 20. Slow 1200mV 85C Model Setup: 'CLK_10M'
 21. Slow 1200mV 85C Model Hold: 'pll|altpll_0|sd1|pll7|clk[1]'
 22. Slow 1200mV 85C Model Hold: 'pll|altpll_0|sd1|pll7|clk[0]'
 23. Slow 1200mV 85C Model Hold: 'CLK_10M'
 24. Slow 1200mV 85C Model Hold: 'PIXCLK'
 25. Slow 1200mV 85C Model Hold: 'LED:led|LedCtrl:ledCtrl|shiftClk[0]'
 26. Slow 1200mV 85C Model Hold: 'LED:led|LedCtrl:ledCtrl|shiftClk[2]'
 27. Slow 1200mV 85C Model Hold: 'LED:led|LedCtrl:ledCtrl|shiftClk[3]'
 28. Slow 1200mV 85C Model Hold: 'LED:led|LedCtrl:ledCtrl|shiftClk[1]'
 29. Slow 1200mV 85C Model Recovery: 'pll|altpll_0|sd1|pll7|clk[0]'
 30. Slow 1200mV 85C Model Removal: 'pll|altpll_0|sd1|pll7|clk[0]'
 31. Slow 1200mV 85C Model Metastability Summary
 32. Slow 1200mV 0C Model Fmax Summary
 33. Slow 1200mV 0C Model Setup Summary
 34. Slow 1200mV 0C Model Hold Summary
 35. Slow 1200mV 0C Model Recovery Summary
 36. Slow 1200mV 0C Model Removal Summary
 37. Slow 1200mV 0C Model Minimum Pulse Width Summary
 38. Slow 1200mV 0C Model Setup: 'PIXCLK'
 39. Slow 1200mV 0C Model Setup: 'LED:led|LedCtrl:ledCtrl|shiftClk[3]'
 40. Slow 1200mV 0C Model Setup: 'LED:led|LedCtrl:ledCtrl|shiftClk[2]'
 41. Slow 1200mV 0C Model Setup: 'LED:led|LedCtrl:ledCtrl|shiftClk[1]'
 42. Slow 1200mV 0C Model Setup: 'LED:led|LedCtrl:ledCtrl|shiftClk[0]'
 43. Slow 1200mV 0C Model Setup: 'pll|altpll_0|sd1|pll7|clk[1]'
 44. Slow 1200mV 0C Model Setup: 'pll|altpll_0|sd1|pll7|clk[0]'
 45. Slow 1200mV 0C Model Setup: 'CLK_10M'
 46. Slow 1200mV 0C Model Hold: 'pll|altpll_0|sd1|pll7|clk[1]'
 47. Slow 1200mV 0C Model Hold: 'pll|altpll_0|sd1|pll7|clk[0]'
 48. Slow 1200mV 0C Model Hold: 'CLK_10M'
 49. Slow 1200mV 0C Model Hold: 'PIXCLK'
 50. Slow 1200mV 0C Model Hold: 'LED:led|LedCtrl:ledCtrl|shiftClk[2]'
 51. Slow 1200mV 0C Model Hold: 'LED:led|LedCtrl:ledCtrl|shiftClk[0]'
 52. Slow 1200mV 0C Model Hold: 'LED:led|LedCtrl:ledCtrl|shiftClk[1]'
 53. Slow 1200mV 0C Model Hold: 'LED:led|LedCtrl:ledCtrl|shiftClk[3]'
 54. Slow 1200mV 0C Model Recovery: 'pll|altpll_0|sd1|pll7|clk[0]'
 55. Slow 1200mV 0C Model Removal: 'pll|altpll_0|sd1|pll7|clk[0]'
 56. Slow 1200mV 0C Model Metastability Summary
 57. Fast 1200mV 0C Model Setup Summary
 58. Fast 1200mV 0C Model Hold Summary
 59. Fast 1200mV 0C Model Recovery Summary
 60. Fast 1200mV 0C Model Removal Summary
 61. Fast 1200mV 0C Model Minimum Pulse Width Summary
 62. Fast 1200mV 0C Model Setup: 'PIXCLK'
 63. Fast 1200mV 0C Model Setup: 'LED:led|LedCtrl:ledCtrl|shiftClk[3]'
 64. Fast 1200mV 0C Model Setup: 'LED:led|LedCtrl:ledCtrl|shiftClk[1]'
 65. Fast 1200mV 0C Model Setup: 'LED:led|LedCtrl:ledCtrl|shiftClk[2]'
 66. Fast 1200mV 0C Model Setup: 'LED:led|LedCtrl:ledCtrl|shiftClk[0]'
 67. Fast 1200mV 0C Model Setup: 'pll|altpll_0|sd1|pll7|clk[1]'
 68. Fast 1200mV 0C Model Setup: 'pll|altpll_0|sd1|pll7|clk[0]'
 69. Fast 1200mV 0C Model Setup: 'CLK_10M'
 70. Fast 1200mV 0C Model Hold: 'pll|altpll_0|sd1|pll7|clk[1]'
 71. Fast 1200mV 0C Model Hold: 'pll|altpll_0|sd1|pll7|clk[0]'
 72. Fast 1200mV 0C Model Hold: 'PIXCLK'
 73. Fast 1200mV 0C Model Hold: 'CLK_10M'
 74. Fast 1200mV 0C Model Hold: 'LED:led|LedCtrl:ledCtrl|shiftClk[0]'
 75. Fast 1200mV 0C Model Hold: 'LED:led|LedCtrl:ledCtrl|shiftClk[1]'
 76. Fast 1200mV 0C Model Hold: 'LED:led|LedCtrl:ledCtrl|shiftClk[2]'
 77. Fast 1200mV 0C Model Hold: 'LED:led|LedCtrl:ledCtrl|shiftClk[3]'
 78. Fast 1200mV 0C Model Recovery: 'pll|altpll_0|sd1|pll7|clk[0]'
 79. Fast 1200mV 0C Model Removal: 'pll|altpll_0|sd1|pll7|clk[0]'
 80. Fast 1200mV 0C Model Metastability Summary
 81. Multicorner Timing Analysis Summary
 82. Board Trace Model Assignments
 83. Input Transition Times
 84. Signal Integrity Metrics (Slow 1200mv 0c Model)
 85. Signal Integrity Metrics (Slow 1200mv 85c Model)
 86. Signal Integrity Metrics (Fast 1200mv 0c Model)
 87. Setup Transfers
 88. Hold Transfers
 89. Recovery Transfers
 90. Removal Transfers
 91. Report TCCS
 92. Report RSKM
 93. Unconstrained Paths Summary
 94. Clock Status Summary
 95. Unconstrained Input Ports
 96. Unconstrained Output Ports
 97. Unconstrained Input Ports
 98. Unconstrained Output Ports
 99. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.16        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.3%      ;
;     Processor 3            ;   5.1%      ;
;     Processor 4            ;   4.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------+
; SDC File List                                                                              ;
+--------------------------------------------------------+--------+--------------------------+
; SDC File Path                                          ; Status ; Read at                  ;
+--------------------------------------------------------+--------+--------------------------+
; SDRAM/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Fri Feb 11 18:20:04 2022 ;
+--------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                   ;
+-------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------+-----------------------------------------+
; Clock Name                          ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                         ; Targets                                 ;
+-------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------+-----------------------------------------+
; CLK_10M                             ; Base      ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                ; { CLK_10M }                             ;
; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                ; { LED:led|LedCtrl:ledCtrl|shiftClk[0] } ;
; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                ; { LED:led|LedCtrl:ledCtrl|shiftClk[1] } ;
; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                ; { LED:led|LedCtrl:ledCtrl|shiftClk[2] } ;
; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                ; { LED:led|LedCtrl:ledCtrl|shiftClk[3] } ;
; PIXCLK                              ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                ; { PIXCLK }                              ;
; pll|altpll_0|sd1|pll7|clk[0]        ; Generated ; 11.111  ; 90.0 MHz   ; 0.000 ; 5.555  ; 50.00      ; 1         ; 9           ;       ;        ;           ;            ; false    ; CLK_10M ; pll|altpll_0|sd1|pll7|inclk[0] ; { pll|altpll_0|sd1|pll7|clk[0] }        ;
; pll|altpll_0|sd1|pll7|clk[1]        ; Generated ; 25.000  ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; CLK_10M ; pll|altpll_0|sd1|pll7|inclk[0] ; { pll|altpll_0|sd1|pll7|clk[1] }        ;
; pll|altpll_0|sd1|pll7|clk[2]        ; Generated ; 31.481  ; 31.77 MHz  ; 0.000 ; 15.740 ; 50.00      ; 17        ; 54          ;       ;        ;           ;            ; false    ; CLK_10M ; pll|altpll_0|sd1|pll7|inclk[0] ; { pll|altpll_0|sd1|pll7|clk[2] }        ;
+-------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                 ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                                          ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; 117.7 MHz  ; 117.7 MHz       ; pll|altpll_0|sd1|pll7|clk[0]        ;                                                               ;
; 156.79 MHz ; 156.79 MHz      ; pll|altpll_0|sd1|pll7|clk[1]        ;                                                               ;
; 159.9 MHz  ; 159.9 MHz       ; PIXCLK                              ;                                                               ;
; 408.66 MHz ; 408.66 MHz      ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ;                                                               ;
; 415.8 MHz  ; 415.8 MHz       ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ;                                                               ;
; 416.32 MHz ; 416.32 MHz      ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ;                                                               ;
; 422.3 MHz  ; 422.3 MHz       ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ;                                                               ;
; 435.92 MHz ; 250.0 MHz       ; CLK_10M                             ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                          ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; PIXCLK                              ; -4.008 ; -138.029      ;
; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; -2.870 ; -232.360      ;
; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; -2.552 ; -206.283      ;
; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; -2.527 ; -206.358      ;
; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; -2.394 ; -191.251      ;
; pll|altpll_0|sd1|pll7|clk[1]        ; -0.169 ; -0.676        ;
; pll|altpll_0|sd1|pll7|clk[0]        ; 0.769  ; 0.000         ;
; CLK_10M                             ; 97.706 ; 0.000         ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; pll|altpll_0|sd1|pll7|clk[1]        ; -0.107 ; -0.428        ;
; pll|altpll_0|sd1|pll7|clk[0]        ; 0.344  ; 0.000         ;
; CLK_10M                             ; 0.358  ; 0.000         ;
; PIXCLK                              ; 0.360  ; 0.000         ;
; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.373  ; 0.000         ;
; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.373  ; 0.000         ;
; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.373  ; 0.000         ;
; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.374  ; 0.000         ;
+-------------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary               ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; pll|altpll_0|sd1|pll7|clk[0] ; 7.810 ; 0.000         ;
+------------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; pll|altpll_0|sd1|pll7|clk[0] ; 0.918 ; 0.000         ;
+------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; PIXCLK                              ; -3.000 ; -87.522       ;
; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; -1.000 ; -96.000       ;
; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; -1.000 ; -96.000       ;
; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; -1.000 ; -96.000       ;
; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; -1.000 ; -96.000       ;
; pll|altpll_0|sd1|pll7|clk[0]        ; 5.295  ; 0.000         ;
; pll|altpll_0|sd1|pll7|clk[1]        ; 12.247 ; 0.000         ;
; CLK_10M                             ; 49.596 ; 0.000         ;
+-------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PIXCLK'                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.008 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.144      ; 5.200      ;
; -4.008 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.144      ; 5.200      ;
; -4.006 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.149      ; 5.203      ;
; -3.984 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.144      ; 5.176      ;
; -3.984 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.144      ; 5.176      ;
; -3.982 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.149      ; 5.179      ;
; -3.807 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.144      ; 4.999      ;
; -3.807 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.144      ; 4.999      ;
; -3.805 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.149      ; 5.002      ;
; -3.765 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.943      ;
; -3.764 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.942      ;
; -3.764 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.942      ;
; -3.747 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.925      ;
; -3.741 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.919      ;
; -3.740 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.918      ;
; -3.740 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.918      ;
; -3.723 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.901      ;
; -3.694 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.144      ; 4.886      ;
; -3.694 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.144      ; 4.886      ;
; -3.692 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.149      ; 4.889      ;
; -3.686 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.144      ; 4.878      ;
; -3.686 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.144      ; 4.878      ;
; -3.684 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.149      ; 4.881      ;
; -3.673 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.144      ; 4.865      ;
; -3.673 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.144      ; 4.865      ;
; -3.671 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.149      ; 4.868      ;
; -3.616 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.122      ; 4.786      ;
; -3.616 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.122      ; 4.786      ;
; -3.614 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.127      ; 4.789      ;
; -3.564 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.742      ;
; -3.563 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.741      ;
; -3.563 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.741      ;
; -3.558 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.051     ; 4.522      ;
; -3.558 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.051     ; 4.522      ;
; -3.558 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.051     ; 4.522      ;
; -3.558 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.051     ; 4.522      ;
; -3.558 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.051     ; 4.522      ;
; -3.546 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.724      ;
; -3.537 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[7] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.241      ; 4.826      ;
; -3.537 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[7] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.241      ; 4.826      ;
; -3.535 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[7] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.246      ; 4.829      ;
; -3.534 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.051     ; 4.498      ;
; -3.534 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.051     ; 4.498      ;
; -3.534 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.051     ; 4.498      ;
; -3.534 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.051     ; 4.498      ;
; -3.534 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.051     ; 4.498      ;
; -3.531 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[8] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.241      ; 4.820      ;
; -3.531 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[8] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.241      ; 4.820      ;
; -3.529 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[8] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.246      ; 4.823      ;
; -3.453 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.122      ; 4.623      ;
; -3.453 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.122      ; 4.623      ;
; -3.451 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.629      ;
; -3.451 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.127      ; 4.626      ;
; -3.450 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.628      ;
; -3.450 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.628      ;
; -3.443 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.621      ;
; -3.442 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.620      ;
; -3.442 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.620      ;
; -3.434 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.612      ;
; -3.433 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.611      ;
; -3.432 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.610      ;
; -3.430 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.608      ;
; -3.429 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.607      ;
; -3.429 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.607      ;
; -3.425 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.603      ;
; -3.412 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.590      ;
; -3.410 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.588      ;
; -3.408 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.586      ;
; -3.399 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.041     ; 4.373      ;
; -3.399 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.041     ; 4.373      ;
; -3.399 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.041     ; 4.373      ;
; -3.399 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.041     ; 4.373      ;
; -3.399 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.041     ; 4.373      ;
; -3.399 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.041     ; 4.373      ;
; -3.399 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.041     ; 4.373      ;
; -3.399 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.041     ; 4.373      ;
; -3.399 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.041     ; 4.373      ;
; -3.375 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.041     ; 4.349      ;
; -3.375 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.041     ; 4.349      ;
; -3.375 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.041     ; 4.349      ;
; -3.375 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.041     ; 4.349      ;
; -3.375 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.041     ; 4.349      ;
; -3.375 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.041     ; 4.349      ;
; -3.375 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.041     ; 4.349      ;
; -3.375 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.041     ; 4.349      ;
; -3.375 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.041     ; 4.349      ;
; -3.373 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.141      ; 4.529      ;
; -3.372 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.141      ; 4.528      ;
; -3.372 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.141      ; 4.528      ;
; -3.369 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[3] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.241      ; 4.658      ;
; -3.369 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[3] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.241      ; 4.658      ;
; -3.367 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[3] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.246      ; 4.661      ;
; -3.357 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.051     ; 4.321      ;
; -3.357 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.051     ; 4.321      ;
; -3.357 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.051     ; 4.321      ;
; -3.357 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.051     ; 4.321      ;
; -3.357 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.051     ; 4.321      ;
; -3.355 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.141      ; 4.511      ;
; -3.352 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.530      ;
; -3.328 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.163      ; 4.506      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'LED:led|LedCtrl:ledCtrl|shiftClk[3]'                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                       ; Launch Clock                 ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+
; -2.870 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.792      ;
; -2.818 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.997      ; 5.730      ;
; -2.816 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.997      ; 5.728      ;
; -2.801 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.723      ;
; -2.775 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.697      ;
; -2.774 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.696      ;
; -2.757 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.679      ;
; -2.752 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.997      ; 5.664      ;
; -2.747 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.997      ; 5.659      ;
; -2.746 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.009      ; 5.670      ;
; -2.721 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.000      ; 5.636      ;
; -2.712 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.997      ; 5.624      ;
; -2.706 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.997      ; 5.618      ;
; -2.669 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.009      ; 5.593      ;
; -2.664 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.009      ; 5.588      ;
; -2.663 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.997      ; 5.575      ;
; -2.661 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.009      ; 5.585      ;
; -2.660 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.000      ; 5.575      ;
; -2.660 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.997      ; 5.572      ;
; -2.656 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.009      ; 5.580      ;
; -2.649 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.009      ; 5.573      ;
; -2.649 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.009      ; 5.573      ;
; -2.641 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.997      ; 5.553      ;
; -2.640 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.996      ; 5.551      ;
; -2.640 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.562      ;
; -2.637 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.559      ;
; -2.634 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.556      ;
; -2.632 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.554      ;
; -2.622 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.009      ; 5.546      ;
; -2.607 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.009      ; 5.531      ;
; -2.606 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.528      ;
; -2.605 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.527      ;
; -2.604 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.009      ; 5.528      ;
; -2.602 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.524      ;
; -2.598 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.997      ; 5.510      ;
; -2.589 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.511      ;
; -2.586 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.000      ; 5.501      ;
; -2.579 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.000      ; 5.494      ;
; -2.574 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.009      ; 5.498      ;
; -2.573 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.495      ;
; -2.565 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.487      ;
; -2.561 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.997      ; 5.473      ;
; -2.554 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.997      ; 5.466      ;
; -2.550 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.000      ; 5.465      ;
; -2.546 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.468      ;
; -2.544 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.009      ; 5.468      ;
; -2.541 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.463      ;
; -2.537 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.459      ;
; -2.532 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.000      ; 5.447      ;
; -2.528 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.009      ; 5.452      ;
; -2.527 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.997      ; 5.439      ;
; -2.517 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.439      ;
; -2.516 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.997      ; 5.428      ;
; -2.516 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.010      ; 5.441      ;
; -2.515 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.437      ;
; -2.510 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.432      ;
; -2.507 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.000      ; 5.422      ;
; -2.506 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.000      ; 5.421      ;
; -2.505 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.009      ; 5.429      ;
; -2.505 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.010      ; 5.430      ;
; -2.502 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.424      ;
; -2.500 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.422      ;
; -2.498 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.999      ; 5.412      ;
; -2.498 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.009      ; 5.422      ;
; -2.498 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.997      ; 5.410      ;
; -2.495 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.417      ;
; -2.492 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.004      ; 5.411      ;
; -2.488 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.996      ; 5.399      ;
; -2.487 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.999      ; 5.401      ;
; -2.486 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.000      ; 5.401      ;
; -2.483 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.996      ; 5.394      ;
; -2.480 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.997      ; 5.392      ;
; -2.476 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.996      ; 5.387      ;
; -2.474 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.396      ;
; -2.473 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.000      ; 5.388      ;
; -2.472 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.997      ; 5.384      ;
; -2.470 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.392      ;
; -2.466 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.009      ; 5.390      ;
; -2.464 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.999      ; 5.378      ;
; -2.460 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.382      ;
; -2.459 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.009      ; 5.383      ;
; -2.459 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.381      ;
; -2.458 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.380      ;
; -2.457 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.379      ;
; -2.456 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.000      ; 5.371      ;
; -2.453 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.375      ;
; -2.450 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.009      ; 5.374      ;
; -2.450 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.999      ; 5.364      ;
; -2.450 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.000      ; 5.365      ;
; -2.446 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.997      ; 5.358      ;
; -2.443 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.000      ; 5.358      ;
; -2.443 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.004      ; 5.362      ;
; -2.442 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.000      ; 5.357      ;
; -2.440 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.009      ; 5.364      ;
; -2.437 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.996      ; 5.348      ;
; -2.436 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.358      ;
; -2.436 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.000      ; 5.351      ;
; -2.435 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.000      ; 5.350      ;
; -2.434 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.356      ;
; -2.434 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 2.007      ; 5.356      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'LED:led|LedCtrl:ledCtrl|shiftClk[2]'                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                       ; Launch Clock                 ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+
; -2.552 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.738      ;
; -2.508 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.694      ;
; -2.488 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.674      ;
; -2.488 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.674      ;
; -2.481 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.667      ;
; -2.480 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.666      ;
; -2.474 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.647      ;
; -2.472 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.645      ;
; -2.455 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.641      ;
; -2.438 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.611      ;
; -2.433 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.619      ;
; -2.410 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.256      ; 5.581      ;
; -2.410 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.596      ;
; -2.403 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.576      ;
; -2.402 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.575      ;
; -2.394 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.580      ;
; -2.386 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.559      ;
; -2.385 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.558      ;
; -2.377 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.255      ; 5.547      ;
; -2.377 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.550      ;
; -2.375 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.561      ;
; -2.370 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.543      ;
; -2.369 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.255      ; 5.539      ;
; -2.357 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.255      ; 5.527      ;
; -2.350 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.255      ; 5.520      ;
; -2.348 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.521      ;
; -2.346 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.519      ;
; -2.344 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.517      ;
; -2.337 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.257      ; 5.509      ;
; -2.336 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.522      ;
; -2.333 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.506      ;
; -2.329 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.255      ; 5.499      ;
; -2.329 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.267      ; 5.511      ;
; -2.325 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.498      ;
; -2.321 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.507      ;
; -2.320 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.506      ;
; -2.317 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.256      ; 5.488      ;
; -2.309 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.482      ;
; -2.305 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.491      ;
; -2.305 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.255      ; 5.475      ;
; -2.296 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.469      ;
; -2.293 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.255      ; 5.463      ;
; -2.290 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.463      ;
; -2.286 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.256      ; 5.457      ;
; -2.286 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.256      ; 5.457      ;
; -2.285 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.458      ;
; -2.281 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.256      ; 5.452      ;
; -2.278 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.451      ;
; -2.271 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.265      ; 5.451      ;
; -2.271 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.255      ; 5.441      ;
; -2.268 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.256      ; 5.439      ;
; -2.268 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.454      ;
; -2.267 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.256      ; 5.438      ;
; -2.267 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.255      ; 5.437      ;
; -2.265 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.255      ; 5.435      ;
; -2.262 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.435      ;
; -2.260 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.256      ; 5.431      ;
; -2.255 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.428      ;
; -2.254 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.427      ;
; -2.249 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.265      ; 5.429      ;
; -2.248 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.421      ;
; -2.247 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.433      ;
; -2.245 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.431      ;
; -2.241 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.414      ;
; -2.240 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.426      ;
; -2.239 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.266      ; 5.420      ;
; -2.239 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.425      ;
; -2.239 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.265      ; 5.419      ;
; -2.235 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.257      ; 5.407      ;
; -2.234 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.256      ; 5.405      ;
; -2.233 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.265      ; 5.413      ;
; -2.232 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.266      ; 5.413      ;
; -2.231 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.266      ; 5.412      ;
; -2.230 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.255      ; 5.400      ;
; -2.227 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.262      ; 5.404      ;
; -2.223 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.255      ; 5.393      ;
; -2.219 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.405      ;
; -2.218 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.391      ;
; -2.216 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.389      ;
; -2.214 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.266      ; 5.395      ;
; -2.209 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.256      ; 5.380      ;
; -2.208 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.260      ; 5.383      ;
; -2.207 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.393      ;
; -2.207 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.266      ; 5.388      ;
; -2.206 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.255      ; 5.376      ;
; -2.199 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.372      ;
; -2.198 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.384      ;
; -2.197 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.265      ; 5.377      ;
; -2.193 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.261      ; 5.369      ;
; -2.192 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.378      ;
; -2.192 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.258      ; 5.365      ;
; -2.188 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.374      ;
; -2.183 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.267      ; 5.365      ;
; -2.183 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.260      ; 5.358      ;
; -2.182 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.262      ; 5.359      ;
; -2.179 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.266      ; 5.360      ;
; -2.178 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.364      ;
; -2.177 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.255      ; 5.347      ;
; -2.177 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.363      ;
; -2.177 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.271      ; 5.363      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'LED:led|LedCtrl:ledCtrl|shiftClk[1]'                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                       ; Launch Clock                 ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+
; -2.527 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.249      ; 5.691      ;
; -2.517 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.249      ; 5.681      ;
; -2.516 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.239      ; 5.670      ;
; -2.497 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.249      ; 5.661      ;
; -2.497 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.249      ; 5.661      ;
; -2.454 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.246      ; 5.615      ;
; -2.424 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.244      ; 5.583      ;
; -2.423 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.234      ; 5.572      ;
; -2.405 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.244      ; 5.564      ;
; -2.398 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.244      ; 5.557      ;
; -2.377 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.244      ; 5.536      ;
; -2.373 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.234      ; 5.522      ;
; -2.372 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.234      ; 5.521      ;
; -2.370 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.234      ; 5.519      ;
; -2.369 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.244      ; 5.528      ;
; -2.367 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.239      ; 5.521      ;
; -2.361 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.246      ; 5.522      ;
; -2.360 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.245      ; 5.520      ;
; -2.357 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.246      ; 5.518      ;
; -2.352 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.239      ; 5.506      ;
; -2.349 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.244      ; 5.508      ;
; -2.348 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.234      ; 5.497      ;
; -2.342 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.249      ; 5.506      ;
; -2.332 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.244      ; 5.491      ;
; -2.332 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.246      ; 5.493      ;
; -2.329 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.234      ; 5.478      ;
; -2.329 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.244      ; 5.488      ;
; -2.328 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.234      ; 5.477      ;
; -2.328 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.245      ; 5.488      ;
; -2.327 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.239      ; 5.481      ;
; -2.327 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.239      ; 5.481      ;
; -2.327 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.234      ; 5.476      ;
; -2.323 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.239      ; 5.477      ;
; -2.319 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.244      ; 5.478      ;
; -2.318 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.244      ; 5.477      ;
; -2.314 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.234      ; 5.463      ;
; -2.312 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.246      ; 5.473      ;
; -2.305 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.236      ; 5.456      ;
; -2.305 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.246      ; 5.466      ;
; -2.301 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.246      ; 5.462      ;
; -2.301 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.244      ; 5.460      ;
; -2.291 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.239      ; 5.445      ;
; -2.290 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.239      ; 5.444      ;
; -2.289 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.234      ; 5.438      ;
; -2.282 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.243      ; 5.440      ;
; -2.282 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.244      ; 5.441      ;
; -2.280 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.239      ; 5.434      ;
; -2.279 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.249      ; 5.443      ;
; -2.275 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.246      ; 5.436      ;
; -2.267 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.234      ; 5.416      ;
; -2.263 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.234      ; 5.412      ;
; -2.259 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.239      ; 5.413      ;
; -2.259 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.244      ; 5.418      ;
; -2.259 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.239      ; 5.413      ;
; -2.256 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.244      ; 5.415      ;
; -2.254 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.244      ; 5.413      ;
; -2.253 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.246      ; 5.414      ;
; -2.252 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.239      ; 5.406      ;
; -2.249 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.244      ; 5.408      ;
; -2.249 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.243      ; 5.407      ;
; -2.246 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.244      ; 5.405      ;
; -2.244 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.244      ; 5.403      ;
; -2.243 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.244      ; 5.402      ;
; -2.239 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.243      ; 5.397      ;
; -2.234 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.239      ; 5.388      ;
; -2.231 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.239      ; 5.385      ;
; -2.227 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.249      ; 5.391      ;
; -2.225 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.244      ; 5.384      ;
; -2.224 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.234      ; 5.373      ;
; -2.223 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.234      ; 5.372      ;
; -2.214 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.246      ; 5.375      ;
; -2.213 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.239      ; 5.367      ;
; -2.213 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.246      ; 5.374      ;
; -2.212 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.239      ; 5.366      ;
; -2.210 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.243      ; 5.368      ;
; -2.208 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.244      ; 5.367      ;
; -2.207 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.246      ; 5.368      ;
; -2.206 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.246      ; 5.367      ;
; -2.206 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.234      ; 5.355      ;
; -2.203 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.243      ; 5.361      ;
; -2.201 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.239      ; 5.355      ;
; -2.197 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.243      ; 5.355      ;
; -2.195 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.239      ; 5.349      ;
; -2.194 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.249      ; 5.358      ;
; -2.192 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.243      ; 5.350      ;
; -2.190 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.249      ; 5.354      ;
; -2.190 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.239      ; 5.344      ;
; -2.187 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.244      ; 5.346      ;
; -2.184 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.239      ; 5.338      ;
; -2.183 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.244      ; 5.342      ;
; -2.182 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.239      ; 5.336      ;
; -2.179 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.249      ; 5.343      ;
; -2.179 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.243      ; 5.337      ;
; -2.178 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.244      ; 5.337      ;
; -2.178 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.244      ; 5.337      ;
; -2.176 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.239      ; 5.330      ;
; -2.176 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.496      ; 5.587      ;
; -2.176 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.239      ; 5.330      ;
; -2.175 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.239      ; 5.329      ;
; -2.174 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.239      ; 5.328      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'LED:led|LedCtrl:ledCtrl|shiftClk[0]'                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                       ; Launch Clock                 ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+
; -2.394 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.246      ; 5.555      ;
; -2.374 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.238      ; 5.527      ;
; -2.365 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.246      ; 5.526      ;
; -2.332 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.246      ; 5.493      ;
; -2.304 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.242      ; 5.461      ;
; -2.282 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.248      ; 5.445      ;
; -2.280 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.246      ; 5.441      ;
; -2.275 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.246      ; 5.436      ;
; -2.260 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.249      ; 5.424      ;
; -2.259 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.246      ; 5.420      ;
; -2.257 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.247      ; 5.419      ;
; -2.249 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.249      ; 5.413      ;
; -2.248 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.244      ; 5.407      ;
; -2.236 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.238      ; 5.389      ;
; -2.228 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.246      ; 5.389      ;
; -2.225 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.247      ; 5.387      ;
; -2.218 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.246      ; 5.379      ;
; -2.211 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.244      ; 5.370      ;
; -2.210 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.238      ; 5.363      ;
; -2.208 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.243      ; 5.366      ;
; -2.187 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.252      ; 5.354      ;
; -2.187 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.246      ; 5.348      ;
; -2.183 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.243      ; 5.341      ;
; -2.176 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.246      ; 5.337      ;
; -2.172 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.243      ; 5.330      ;
; -2.171 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.238      ; 5.324      ;
; -2.167 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.243      ; 5.325      ;
; -2.166 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.248      ; 5.329      ;
; -2.158 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.242      ; 5.315      ;
; -2.156 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.246      ; 5.317      ;
; -2.153 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.241      ; 5.309      ;
; -2.152 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.243      ; 5.310      ;
; -2.151 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.252      ; 5.318      ;
; -2.150 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.243      ; 5.308      ;
; -2.142 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.241      ; 5.298      ;
; -2.141 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.252      ; 5.308      ;
; -2.136 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.246      ; 5.297      ;
; -2.122 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.249      ; 5.286      ;
; -2.118 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.249      ; 5.282      ;
; -2.110 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.238      ; 5.263      ;
; -2.103 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.242      ; 5.260      ;
; -2.097 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.249      ; 5.261      ;
; -2.096 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[46] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.241      ; 5.252      ;
; -2.096 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.252      ; 5.263      ;
; -2.090 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.242      ; 5.247      ;
; -2.088 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.252      ; 5.255      ;
; -2.088 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.241      ; 5.244      ;
; -2.083 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.243      ; 5.241      ;
; -2.082 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.238      ; 5.235      ;
; -2.081 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.242      ; 5.238      ;
; -2.080 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.246      ; 5.241      ;
; -2.079 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.247      ; 5.241      ;
; -2.079 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.246      ; 5.240      ;
; -2.078 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.246      ; 5.239      ;
; -2.075 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.249      ; 5.239      ;
; -2.075 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.246      ; 5.236      ;
; -2.074 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.243      ; 5.232      ;
; -2.072 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.244      ; 5.231      ;
; -2.069 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.241      ; 5.225      ;
; -2.068 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.246      ; 5.229      ;
; -2.068 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.246      ; 5.229      ;
; -2.067 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.244      ; 5.226      ;
; -2.065 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.252      ; 5.232      ;
; -2.064 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.244      ; 5.223      ;
; -2.064 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.246      ; 5.225      ;
; -2.058 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.241      ; 5.214      ;
; -2.056 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.251      ; 5.222      ;
; -2.056 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.252      ; 5.223      ;
; -2.055 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.251      ; 5.221      ;
; -2.052 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.244      ; 5.211      ;
; -2.051 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.252      ; 5.218      ;
; -2.050 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[46] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.241      ; 5.206      ;
; -2.050 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.247      ; 5.212      ;
; -2.041 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.241      ; 5.197      ;
; -2.041 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.243      ; 5.199      ;
; -2.038 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.251      ; 5.204      ;
; -2.036 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.246      ; 5.197      ;
; -2.033 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.252      ; 5.200      ;
; -2.032 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.246      ; 5.193      ;
; -2.031 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.238      ; 5.184      ;
; -2.031 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.249      ; 5.195      ;
; -2.030 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.244      ; 5.189      ;
; -2.030 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.246      ; 5.191      ;
; -2.029 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.243      ; 5.187      ;
; -2.029 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.244      ; 5.188      ;
; -2.025 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.241      ; 5.181      ;
; -2.021 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.244      ; 5.180      ;
; -2.019 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.241      ; 5.175      ;
; -2.018 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.243      ; 5.176      ;
; -2.018 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.238      ; 5.171      ;
; -2.018 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.247      ; 5.180      ;
; -2.017 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.243      ; 5.175      ;
; -2.016 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.241      ; 5.172      ;
; -2.016 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.247      ; 5.178      ;
; -2.014 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.243      ; 5.172      ;
; -2.013 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.249      ; 5.177      ;
; -2.012 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.249      ; 5.176      ;
; -2.011 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.249      ; 5.175      ;
; -2.011 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.241      ; 5.167      ;
; -2.008 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 2.246      ; 5.169      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                     ;
+--------+-------------------------------------+----------------------------------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                            ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+----------------------------------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; -0.169 ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0]                ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.500        ; -0.176     ; 0.637      ;
; -0.169 ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1]                ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.500        ; -0.176     ; 0.637      ;
; -0.169 ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2]                ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.500        ; -0.176     ; 0.637      ;
; -0.169 ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3]                ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.500        ; -0.176     ; 0.637      ;
; 0.346  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0]                ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; pll|altpll_0|sd1|pll7|clk[1] ; 1.000        ; -0.176     ; 0.622      ;
; 0.346  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1]                ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 1.000        ; -0.176     ; 0.622      ;
; 0.346  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2]                ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; pll|altpll_0|sd1|pll7|clk[1] ; 1.000        ; -0.176     ; 0.622      ;
; 0.346  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3]                ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; pll|altpll_0|sd1|pll7|clk[1] ; 1.000        ; -0.176     ; 0.622      ;
; 1.378  ; LED:led|ledCmdStart_SDRAM           ; LED:led|ledCmdStart_pipe                           ; pll|altpll_0|sd1|pll7|clk[0]        ; pll|altpll_0|sd1|pll7|clk[1] ; 2.778        ; -0.149     ; 1.246      ;
; 18.282 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftCnt[5]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.308     ; 4.365      ;
; 18.282 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftCnt[0]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.308     ; 4.365      ;
; 18.282 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftCnt[1]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.308     ; 4.365      ;
; 18.282 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftCnt[2]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.308     ; 4.365      ;
; 18.282 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftCnt[3]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.308     ; 4.365      ;
; 18.282 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftCnt[4]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.308     ; 4.365      ;
; 18.392 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cntEven[0]                 ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.322     ; 4.241      ;
; 18.392 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cntEven[1]                 ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.322     ; 4.241      ;
; 18.392 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cntEven[2]                 ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.322     ; 4.241      ;
; 18.392 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cntEven[3]                 ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.322     ; 4.241      ;
; 18.392 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cntEven[4]                 ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.322     ; 4.241      ;
; 18.622 ; LED:led|LedCtrl:ledCtrl|load[2]     ; LED:led|LedCtrl:ledCtrl|load[2]                    ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.062     ; 6.311      ;
; 18.965 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cnt[4]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.309     ; 3.681      ;
; 18.965 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cnt[0]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.309     ; 3.681      ;
; 18.965 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cnt[1]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.309     ; 3.681      ;
; 18.965 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cnt[2]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.309     ; 3.681      ;
; 18.965 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cnt[3]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.309     ; 3.681      ;
; 19.019 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftClk[3]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.328     ; 3.608      ;
; 19.019 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|load[3]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.328     ; 3.608      ;
; 19.019 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftClk[2]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.328     ; 3.608      ;
; 19.019 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftClk[1]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.328     ; 3.608      ;
; 19.019 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|load[1]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.328     ; 3.608      ;
; 19.019 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftClk[0]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.328     ; 3.608      ;
; 19.019 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|load[0]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.328     ; 3.608      ;
; 19.092 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|hi[0]                      ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.322     ; 3.541      ;
; 19.092 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|hi[1]                      ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.322     ; 3.541      ;
; 19.095 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|data[7]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 3.546      ;
; 19.095 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|data[4]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 3.546      ;
; 19.156 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[0]    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 3.485      ;
; 19.156 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[7]    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 3.485      ;
; 19.156 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[2]    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 3.485      ;
; 19.156 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[1]    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 3.485      ;
; 19.156 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[4]    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 3.485      ;
; 19.156 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[5]    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 3.485      ;
; 19.156 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[3]    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 3.485      ;
; 19.156 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[6]    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 3.485      ;
; 19.176 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[1]   ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.315     ; 3.464      ;
; 19.176 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]   ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.315     ; 3.464      ;
; 19.176 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[3]   ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.315     ; 3.464      ;
; 19.176 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[0]   ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.315     ; 3.464      ;
; 19.176 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[2]   ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.315     ; 3.464      ;
; 19.294 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.00 ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.315     ; 3.346      ;
; 19.340 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.1001               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.328     ; 3.287      ;
; 19.380 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|cntTLC5955[0]              ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 3.261      ;
; 19.380 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|cntTLC5955[1]              ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 3.261      ;
; 19.396 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|len[2]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 3.245      ;
; 19.396 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|data[5]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 3.245      ;
; 19.416 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|cnt[0]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 3.225      ;
; 19.416 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|cnt[3]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 3.225      ;
; 19.416 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|cnt[1]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 3.225      ;
; 19.416 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|cnt[2]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 3.225      ;
; 19.416 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|cnt[5]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 3.225      ;
; 19.416 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|cnt[4]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 3.225      ;
; 19.515 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|SCLK                       ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.322     ; 3.118      ;
; 19.515 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.0011               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.322     ; 3.118      ;
; 19.515 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.0001               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.322     ; 3.118      ;
; 19.515 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|LAT                        ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.322     ; 3.118      ;
; 19.522 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.0010               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.322     ; 3.111      ;
; 19.594 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.1000               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 3.047      ;
; 19.619 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.309     ; 3.027      ;
; 19.654 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.0000               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.309     ; 2.992      ;
; 19.693 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|data[2]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 2.948      ;
; 19.693 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|start                      ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 2.948      ;
; 19.726 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.0110               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.309     ; 2.920      ;
; 19.732 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.0111               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.309     ; 2.914      ;
; 19.736 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|busy                       ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.321     ; 2.898      ;
; 19.747 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|len[0]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 2.894      ;
; 19.777 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|load[2]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.323     ; 2.855      ;
; 19.787 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01 ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 2.854      ;
; 19.787 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|DONE       ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 2.854      ;
; 19.787 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|LAT                        ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 2.854      ;
; 19.837 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.1010               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.322     ; 2.796      ;
; 19.942 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|data[6]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 2.699      ;
; 19.942 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|data[3]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 2.699      ;
; 19.942 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|data[1]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 2.699      ;
; 19.942 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|data[0]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 2.699      ;
; 19.979 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|SCLK       ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 2.662      ;
; 19.983 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.1001               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 2.658      ;
; 20.044 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.0000               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 2.597      ;
; 20.058 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|initDone                   ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 2.583      ;
; 20.058 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.1010               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 2.583      ;
; 20.058 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.0001               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 2.583      ;
; 20.058 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.0101               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 2.583      ;
; 20.058 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.0100               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 2.583      ;
; 20.058 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|controlSentOnce            ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 2.583      ;
; 20.063 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.0100               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.309     ; 2.583      ;
; 20.067 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.0110               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 2.574      ;
; 20.067 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.0010               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 2.574      ;
; 20.067 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.0011               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 2.574      ;
; 20.067 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.0111               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.314     ; 2.574      ;
; 20.177 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.10 ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.315     ; 2.463      ;
+--------+-------------------------------------+----------------------------------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.769 ; LED:led|LedCtrl:ledCtrl|busy                                                                                ; LED:led|state[2]                              ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; 2.777        ; -0.146     ; 1.857      ;
; 0.994 ; LED:led|LedCtrl:ledCtrl|busy                                                                                ; LED:led|state[0]                              ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; 2.777        ; -0.155     ; 1.623      ;
; 1.383 ; LED:led|LedCtrl:ledCtrl|busy                                                                                ; LED:led|ledCmdStart_SDRAM                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; 2.777        ; -0.146     ; 1.243      ;
; 1.510 ; LED:led|ledCmdStart_SPI                                                                                     ; LED:led|ledCmdStart_ack_pipe                  ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; 2.777        ; -0.160     ; 1.102      ;
; 2.615 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.070     ; 8.324      ;
; 2.803 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.088     ; 8.120      ;
; 2.894 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.071     ; 8.044      ;
; 3.062 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.071     ; 7.876      ;
; 3.065 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.090     ; 7.856      ;
; 3.089 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.072     ; 7.848      ;
; 3.122 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.072     ; 7.815      ;
; 3.295 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.074     ; 7.640      ;
; 3.305 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[35] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.074     ; 7.630      ;
; 3.329 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[41] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.074     ; 7.606      ;
; 3.337 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[36] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.074     ; 7.598      ;
; 3.355 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.074     ; 7.580      ;
; 3.483 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.092     ; 7.436      ;
; 3.493 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[35] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.092     ; 7.426      ;
; 3.517 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[41] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.092     ; 7.402      ;
; 3.521 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[1]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.107     ; 7.383      ;
; 3.525 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[36] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.092     ; 7.394      ;
; 3.568 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[38] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.074     ; 7.367      ;
; 3.574 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.075     ; 7.360      ;
; 3.584 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[35] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.075     ; 7.350      ;
; 3.592 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[1]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.071     ; 7.346      ;
; 3.596 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.073     ; 7.340      ;
; 3.608 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[41] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.075     ; 7.326      ;
; 3.616 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[36] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.075     ; 7.318      ;
; 3.624 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.107     ; 7.280      ;
; 3.626 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[28] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.077     ; 7.306      ;
; 3.637 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.099     ; 7.275      ;
; 3.656 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[10]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.070     ; 7.283      ;
; 3.665 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.075     ; 7.269      ;
; 3.692 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.065     ; 7.252      ;
; 3.693 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[6]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.086     ; 7.232      ;
; 3.697 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.065     ; 7.247      ;
; 3.721 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.073     ; 7.215      ;
; 3.723 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[29] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.077     ; 7.209      ;
; 3.740 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[37] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.074     ; 7.195      ;
; 3.742 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.075     ; 7.192      ;
; 3.745 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.094     ; 7.172      ;
; 3.748 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[39] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.074     ; 7.187      ;
; 3.752 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[35] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.075     ; 7.182      ;
; 3.755 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[35] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.094     ; 7.162      ;
; 3.756 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[38] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.092     ; 7.163      ;
; 3.769 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.076     ; 7.164      ;
; 3.776 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[41] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.075     ; 7.158      ;
; 3.777 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.072     ; 7.160      ;
; 3.779 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[41] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.094     ; 7.138      ;
; 3.779 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[35] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.076     ; 7.154      ;
; 3.781 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.120     ; 7.090      ;
; 3.781 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.120     ; 7.090      ;
; 3.784 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[36] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.075     ; 7.150      ;
; 3.787 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[36] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.094     ; 7.130      ;
; 3.802 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.076     ; 7.131      ;
; 3.803 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[41] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.076     ; 7.130      ;
; 3.810 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[34] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.065     ; 7.134      ;
; 3.811 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[36] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.076     ; 7.122      ;
; 3.812 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[35] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.076     ; 7.121      ;
; 3.814 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[28] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.095     ; 7.102      ;
; 3.816 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[32] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.065     ; 7.128      ;
; 3.836 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[41] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.076     ; 7.097      ;
; 3.844 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[36] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.076     ; 7.089      ;
; 3.847 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[38] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.075     ; 7.087      ;
; 3.853 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.093     ; 7.065      ;
; 3.871 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.077     ; 7.061      ;
; 3.880 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.083     ; 7.048      ;
; 3.885 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.083     ; 7.043      ;
; 3.898 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[13]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.070     ; 7.041      ;
; 3.905 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[38] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.075     ; 7.029      ;
; 3.905 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[28] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.078     ; 7.026      ;
; 3.906 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[37] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.075     ; 7.028      ;
; 3.911 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[29] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.095     ; 7.005      ;
; 3.927 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.079     ; 7.005      ;
; 3.928 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[37] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.092     ; 6.991      ;
; 3.936 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[39] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.092     ; 6.983      ;
; 3.944 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.076     ; 6.989      ;
; 3.947 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[34] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.065     ; 6.997      ;
; 3.948 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.065     ; 6.996      ;
; 3.959 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[39] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.075     ; 6.975      ;
; 3.971 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.066     ; 6.972      ;
; 3.976 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.066     ; 6.967      ;
; 3.980 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[30] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.065     ; 6.964      ;
; 3.998 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[34] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.083     ; 6.930      ;
; 4.002 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[29] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.078     ; 6.929      ;
; 4.004 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[32] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.083     ; 6.924      ;
; 4.015 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[38] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.075     ; 6.919      ;
; 4.015 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.065     ; 6.929      ;
; 4.018 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[38] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.094     ; 6.899      ;
; 4.019 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[37] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.075     ; 6.915      ;
; 4.027 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[39] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.075     ; 6.907      ;
; 4.035 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.078     ; 6.896      ;
; 4.042 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[38] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.076     ; 6.891      ;
; 4.045 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[35] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.078     ; 6.886      ;
; 4.059 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.095     ; 6.857      ;
; 4.069 ; SDRAM:sdram|SDRAM_SDRAM:sdram|active_addr[22]                                                               ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.075     ; 6.865      ;
; 4.069 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[41] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.078     ; 6.862      ;
; 4.073 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[28] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.078     ; 6.858      ;
; 4.075 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[38] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.076     ; 6.858      ;
; 4.076 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[28] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.097     ; 6.838      ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_10M'                                                                                     ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; 97.706 ; LED:led|mag          ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.063     ; 2.226      ;
; 97.866 ; LED:led|magFilter[1] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.063     ; 2.066      ;
; 98.049 ; LED:led|magFilter[5] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.063     ; 1.883      ;
; 98.061 ; LED:led|magFilter[3] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.063     ; 1.871      ;
; 98.165 ; LED:led|magFilter[0] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.063     ; 1.767      ;
; 98.171 ; LED:led|magFilter[4] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.063     ; 1.761      ;
; 98.226 ; LED:led|magFilter[6] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.063     ; 1.706      ;
; 98.353 ; LED:led|magFilter[2] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.063     ; 1.579      ;
; 98.530 ; LED:led|magFilter[7] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.063     ; 1.402      ;
; 98.798 ; Reset:reset|cnt[0]   ; Reset:reset|nReset   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.062     ; 1.135      ;
; 98.824 ; Reset:reset|cnt[2]   ; Reset:reset|nReset   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.062     ; 1.109      ;
; 98.849 ; Reset:reset|cnt[1]   ; Reset:reset|cnt[2]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.062     ; 1.084      ;
; 98.925 ; Reset:reset|cnt[0]   ; Reset:reset|cnt[1]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.062     ; 1.008      ;
; 98.949 ; Reset:reset|cnt[1]   ; Reset:reset|nReset   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.062     ; 0.984      ;
; 98.968 ; LED:led|magFilter[6] ; LED:led|magFilter[7] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.063     ; 0.964      ;
; 98.980 ; Reset:reset|cnt[1]   ; Reset:reset|cnt[0]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.062     ; 0.953      ;
; 99.067 ; Reset:reset|cnt[2]   ; Reset:reset|cnt[1]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.062     ; 0.866      ;
; 99.069 ; Reset:reset|cnt[2]   ; Reset:reset|cnt[0]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.062     ; 0.864      ;
; 99.070 ; Reset:reset|cnt[0]   ; Reset:reset|cnt[2]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.062     ; 0.863      ;
; 99.086 ; LED:led|magFilter[5] ; LED:led|magFilter[6] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.063     ; 0.846      ;
; 99.087 ; LED:led|magFilter[1] ; LED:led|magFilter[2] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.063     ; 0.845      ;
; 99.104 ; LED:led|magFilter[2] ; LED:led|magFilter[3] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.063     ; 0.828      ;
; 99.234 ; LED:led|magFilter[0] ; LED:led|magFilter[1] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.063     ; 0.698      ;
; 99.235 ; LED:led|magFilter[4] ; LED:led|magFilter[5] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.063     ; 0.697      ;
; 99.235 ; LED:led|magFilter[3] ; LED:led|magFilter[4] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.063     ; 0.697      ;
; 99.274 ; Reset:reset|cnt[1]   ; Reset:reset|cnt[1]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.062     ; 0.659      ;
; 99.274 ; Reset:reset|cnt[0]   ; Reset:reset|cnt[0]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.062     ; 0.659      ;
; 99.296 ; Reset:reset|cnt[2]   ; Reset:reset|cnt[2]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.062     ; 0.637      ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                                                                                                  ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; -0.107 ; LED:led|LedCtrl:ledCtrl|shiftClk[0]                ; LED:led|LedCtrl:ledCtrl|shiftClk[0]                                                                                      ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.228      ; 0.577      ;
; -0.107 ; LED:led|LedCtrl:ledCtrl|shiftClk[1]                ; LED:led|LedCtrl:ledCtrl|shiftClk[1]                                                                                      ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.228      ; 0.577      ;
; -0.107 ; LED:led|LedCtrl:ledCtrl|shiftClk[2]                ; LED:led|LedCtrl:ledCtrl|shiftClk[2]                                                                                      ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.228      ; 0.577      ;
; -0.107 ; LED:led|LedCtrl:ledCtrl|shiftClk[3]                ; LED:led|LedCtrl:ledCtrl|shiftClk[3]                                                                                      ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.228      ; 0.577      ;
; 0.357  ; LED:led|LedCtrl:ledCtrl|m_state.0000               ; LED:led|LedCtrl:ledCtrl|m_state.0000                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358  ; LED:led|InitLed:initLed|cntTLC5955[0]              ; LED:led|InitLed:initLed|cntTLC5955[0]                                                                                    ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; LED:led|InitLed:initLed|cntTLC5955[1]              ; LED:led|InitLed:initLed|cntTLC5955[1]                                                                                    ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; LED:led|InitLed:initLed|len[0]                     ; LED:led|InitLed:initLed|len[0]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; LED:led|InitLed:initLed|data[1]                    ; LED:led|InitLed:initLed|data[1]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; LED:led|InitLed:initLed|data[2]                    ; LED:led|InitLed:initLed|data[2]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; LED:led|InitLed:initLed|data[0]                    ; LED:led|InitLed:initLed|data[0]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; LED:led|InitLed:initLed|initDone                   ; LED:led|InitLed:initLed|initDone                                                                                         ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; LED:led|InitLed:initLed|LAT                        ; LED:led|InitLed:initLed|LAT                                                                                              ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; LED:led|InitLed:initLed|i_state.0111               ; LED:led|InitLed:initLed|i_state.0111                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; LED:led|InitLed:initLed|start                      ; LED:led|InitLed:initLed|start                                                                                            ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; LED:led|InitLed:initLed|i_state.0110               ; LED:led|InitLed:initLed|i_state.0110                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; LED:led|InitLed:initLed|i_state.0100               ; LED:led|InitLed:initLed|i_state.0100                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; LED:led|InitLed:initLed|i_state.0101               ; LED:led|InitLed:initLed|i_state.0101                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; LED:led|InitLed:initLed|i_state.0010               ; LED:led|InitLed:initLed|i_state.0010                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; LED:led|InitLed:initLed|i_state.0011               ; LED:led|InitLed:initLed|i_state.0011                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; LED:led|InitLed:initLed|i_state.0001               ; LED:led|InitLed:initLed|i_state.0001                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; LED:led|InitLed:initLed|i_state.1010               ; LED:led|InitLed:initLed|i_state.1010                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; LED:led|InitLed:initLed|controlSentOnce            ; LED:led|InitLed:initLed|controlSentOnce                                                                                  ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; LED:led|LedCtrl:ledCtrl|load[3]                    ; LED:led|LedCtrl:ledCtrl|load[3]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; LED:led|LedCtrl:ledCtrl|load[1]                    ; LED:led|LedCtrl:ledCtrl|load[1]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; LED:led|LedCtrl:ledCtrl|load[0]                    ; LED:led|LedCtrl:ledCtrl|load[0]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; LED:led|LedCtrl:ledCtrl|SCLK                       ; LED:led|LedCtrl:ledCtrl|SCLK                                                                                             ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; LED:led|LedCtrl:ledCtrl|hi[1]                      ; LED:led|LedCtrl:ledCtrl|hi[1]                                                                                            ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361  ; LED:led|LedCtrl:ledCtrl|hi[0]                      ; LED:led|LedCtrl:ledCtrl|hi[0]                                                                                            ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.580      ;
; 0.373  ; LED:led|ledCmdStart_pipe                           ; LED:led|ledCmdStart_SPI                                                                                                  ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374  ; LED:led|LedCtrl:ledCtrl|m_state.1010               ; LED:led|LedCtrl:ledCtrl|m_state.0010                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374  ; LED:led|LedCtrl:ledCtrl|m_state.0110               ; LED:led|LedCtrl:ledCtrl|m_state.0111                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.594      ;
; 0.378  ; LED:led|LedCtrl:ledCtrl|shiftCnt[5]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[5]                                                                                      ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.597      ;
; 0.391  ; LED:led|InitLed:initLed|cntTLC5955[0]              ; LED:led|InitLed:initLed|cntTLC5955[1]                                                                                    ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.610      ;
; 0.394  ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01 ; LED:led|InitLed:initLed|TLC5955:tlc5955|SCLK                                                                             ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.613      ;
; 0.394  ; LED:led|ledCmdStart_SPI                            ; LED:led|ledCmdStart_last                                                                                                 ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.613      ;
; 0.394  ; LED:led|LedCtrl:ledCtrl|shiftClk[0]                ; LED:led|LedCtrl:ledCtrl|shiftClk[0]                                                                                      ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; pll|altpll_0|sd1|pll7|clk[1] ; -0.500       ; 0.228      ; 0.578      ;
; 0.394  ; LED:led|LedCtrl:ledCtrl|shiftClk[1]                ; LED:led|LedCtrl:ledCtrl|shiftClk[1]                                                                                      ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; -0.500       ; 0.228      ; 0.578      ;
; 0.394  ; LED:led|LedCtrl:ledCtrl|shiftClk[2]                ; LED:led|LedCtrl:ledCtrl|shiftClk[2]                                                                                      ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; pll|altpll_0|sd1|pll7|clk[1] ; -0.500       ; 0.228      ; 0.578      ;
; 0.394  ; LED:led|LedCtrl:ledCtrl|shiftClk[3]                ; LED:led|LedCtrl:ledCtrl|shiftClk[3]                                                                                      ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; pll|altpll_0|sd1|pll7|clk[1] ; -0.500       ; 0.228      ; 0.578      ;
; 0.398  ; LED:led|LedCtrl:ledCtrl|cnt[4]                     ; LED:led|LedCtrl:ledCtrl|cnt[4]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.618      ;
; 0.406  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]                                                                         ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.625      ;
; 0.406  ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; LED:led|LedCtrl:ledCtrl|m_state.0110                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.626      ;
; 0.410  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.00                                                                       ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.629      ;
; 0.410  ; LED:led|ledCmdStart                                ; LED:led|LedCtrl:ledCtrl|m_state.0000                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.630      ;
; 0.487  ; LED:led|LedCtrl:ledCtrl|m_state.0001               ; LED:led|LedCtrl:ledCtrl|m_state.1010                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.706      ;
; 0.507  ; LED:led|ledCmdStart_last                           ; LED:led|ledCmdStart                                                                                                      ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.726      ;
; 0.509  ; LED:led|InitLed:initLed|i_state.0000               ; LED:led|InitLed:initLed|data[7]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.728      ;
; 0.509  ; LED:led|InitLed:initLed|i_state.0000               ; LED:led|InitLed:initLed|data[4]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.728      ;
; 0.513  ; LED:led|InitLed:initLed|data[4]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[4]                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.732      ;
; 0.516  ; LED:led|InitLed:initLed|data[1]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[1]                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.735      ;
; 0.516  ; LED:led|InitLed:initLed|data[0]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[0]                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.735      ;
; 0.522  ; LED:led|InitLed:initLed|data[5]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[5]                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.741      ;
; 0.528  ; LED:led|InitLed:initLed|i_state.1000               ; LED:led|InitLed:initLed|LAT                                                                                              ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.747      ;
; 0.532  ; LED:led|InitLed:initLed|data[3]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[3]                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.751      ;
; 0.546  ; LED:led|InitLed:initLed|data[6]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[6]                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.765      ;
; 0.550  ; LED:led|InitLed:initLed|i_state.0110               ; LED:led|InitLed:initLed|data[5]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.769      ;
; 0.552  ; LED:led|InitLed:initLed|i_state.0110               ; LED:led|InitLed:initLed|len[2]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.771      ;
; 0.557  ; LED:led|LedCtrl:ledCtrl|shiftCnt[3]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[3]                                                                                      ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.776      ;
; 0.559  ; LED:led|LedCtrl:ledCtrl|shiftCnt[1]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[1]                                                                                      ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.778      ;
; 0.561  ; LED:led|LedCtrl:ledCtrl|shiftCnt[2]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[2]                                                                                      ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.780      ;
; 0.562  ; LED:led|InitLed:initLed|controlSentOnce            ; LED:led|InitLed:initLed|i_state.1010                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.781      ;
; 0.562  ; LED:led|LedCtrl:ledCtrl|shiftCnt[4]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[4]                                                                                      ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.781      ;
; 0.568  ; LED:led|InitLed:initLed|cnt[5]                     ; LED:led|InitLed:initLed|cnt[5]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.787      ;
; 0.569  ; LED:led|InitLed:initLed|cnt[3]                     ; LED:led|InitLed:initLed|cnt[3]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569  ; LED:led|InitLed:initLed|cnt[2]                     ; LED:led|InitLed:initLed|cnt[2]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.788      ;
; 0.571  ; LED:led|LedCtrl:ledCtrl|cntEven[3]                 ; LED:led|LedCtrl:ledCtrl|cntEven[3]                                                                                       ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571  ; LED:led|LedCtrl:ledCtrl|cntEven[2]                 ; LED:led|LedCtrl:ledCtrl|cntEven[2]                                                                                       ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.790      ;
; 0.573  ; LED:led|InitLed:initLed|i_state.1010               ; LED:led|InitLed:initLed|initDone                                                                                         ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573  ; LED:led|LedCtrl:ledCtrl|cntEven[1]                 ; LED:led|LedCtrl:ledCtrl|cntEven[1]                                                                                       ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.792      ;
; 0.574  ; LED:led|LedCtrl:ledCtrl|cntEven[0]                 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.321      ; 1.082      ;
; 0.574  ; LED:led|LedCtrl:ledCtrl|cntEven[4]                 ; LED:led|LedCtrl:ledCtrl|cntEven[4]                                                                                       ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.793      ;
; 0.577  ; LED:led|InitLed:initLed|cnt[1]                     ; LED:led|InitLed:initLed|cnt[1]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.796      ;
; 0.579  ; LED:led|LedCtrl:ledCtrl|shiftCnt[0]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[0]                                                                                      ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.798      ;
; 0.580  ; LED:led|InitLed:initLed|i_state.0100               ; LED:led|InitLed:initLed|i_state.0101                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.799      ;
; 0.580  ; LED:led|LedCtrl:ledCtrl|cnt[3]                     ; LED:led|LedCtrl:ledCtrl|cnt[3]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.800      ;
; 0.580  ; LED:led|LedCtrl:ledCtrl|cnt[1]                     ; LED:led|LedCtrl:ledCtrl|cnt[1]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.800      ;
; 0.581  ; LED:led|LedCtrl:ledCtrl|hi[0]                      ; LED:led|LedCtrl:ledCtrl|hi[1]                                                                                            ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.800      ;
; 0.583  ; LED:led|InitLed:initLed|cnt[4]                     ; LED:led|InitLed:initLed|cnt[4]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.802      ;
; 0.583  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[1]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[1]                                                                         ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.802      ;
; 0.583  ; LED:led|LedCtrl:ledCtrl|cnt[4]                     ; LED:led|LedCtrl:ledCtrl|m_state.0110                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.803      ;
; 0.584  ; LED:led|InitLed:initLed|i_state.1000               ; LED:led|InitLed:initLed|i_state.1001                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.803      ;
; 0.585  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[2]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[2]                                                                         ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.804      ;
; 0.588  ; LED:led|InitLed:initLed|cnt[0]                     ; LED:led|InitLed:initLed|cnt[0]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.807      ;
; 0.591  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.10                                                                       ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.810      ;
; 0.592  ; LED:led|LedCtrl:ledCtrl|cntEven[0]                 ; LED:led|LedCtrl:ledCtrl|cntEven[0]                                                                                       ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.811      ;
; 0.594  ; LED:led|InitLed:initLed|start                      ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01                                                                       ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.813      ;
; 0.595  ; LED:led|LedCtrl:ledCtrl|cnt[0]                     ; LED:led|LedCtrl:ledCtrl|cnt[0]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.815      ;
; 0.600  ; LED:led|InitLed:initLed|controlSentOnce            ; LED:led|InitLed:initLed|i_state.0000                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.819      ;
; 0.605  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[3]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[3]                                                                         ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.824      ;
; 0.605  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[0]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[0]                                                                         ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.824      ;
; 0.610  ; LED:led|InitLed:initLed|i_state.0010               ; LED:led|InitLed:initLed|i_state.0011                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.829      ;
; 0.616  ; LED:led|InitLed:initLed|i_state.0000               ; LED:led|InitLed:initLed|i_state.0001                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.835      ;
; 0.618  ; LED:led|InitLed:initLed|i_state.0100               ; LED:led|InitLed:initLed|data[4]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.837      ;
; 0.627  ; LED:led|LedCtrl:ledCtrl|cntEven[2]                 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.321      ; 1.135      ;
; 0.647  ; LED:led|LedCtrl:ledCtrl|m_state.1001               ; LED:led|LedCtrl:ledCtrl|load[1]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.866      ;
; 0.649  ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; LED:led|LedCtrl:ledCtrl|cnt[3]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.869      ;
; 0.649  ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; LED:led|LedCtrl:ledCtrl|cnt[2]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.869      ;
; 0.649  ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; LED:led|LedCtrl:ledCtrl|cnt[1]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.869      ;
; 0.649  ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; LED:led|LedCtrl:ledCtrl|cnt[0]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.869      ;
+--------+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.344 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.356 ; LED:led|readData_d[2]                                                                                                                      ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a0~porta_datain_reg0                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.390      ; 0.933      ;
; 0.357 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LED:led|TurnTimer:turnTimer|valid                                                                                                          ; LED:led|TurnTimer:turnTimer|valid                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; writeCnt[3]                                                                                                                                ; writeCnt[3]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; writeCnt[2]                                                                                                                                ; writeCnt[2]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; writeCnt[1]                                                                                                                                ; writeCnt[1]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; readRequestCnt[2]                                                                                                                          ; readRequestCnt[2]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; readRequestCnt[1]                                                                                                                          ; readRequestCnt[1]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.100000000                                                                                            ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.100000000                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; LED:led|TurnTimer:turnTimer|magIdx[2]                                                                                                      ; LED:led|TurnTimer:turnTimer|magIdx[2]                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|TurnTimer:turnTimer|magIdx[1]                                                                                                      ; LED:led|TurnTimer:turnTimer|magIdx[1]                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|TurnTimer:turnTimer|magIdx[0]                                                                                                      ; LED:led|TurnTimer:turnTimer|magIdx[0]                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|TurnTimer:turnTimer|i_state[0]                                                                                                     ; LED:led|TurnTimer:turnTimer|i_state[0]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|TurnTimer:turnTimer|magValid                                                                                                       ; LED:led|TurnTimer:turnTimer|magValid                                                                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|state[0]                                                                                                                           ; LED:led|state[0]                                                                                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|state[2]                                                                                                                           ; LED:led|state[2]                                                                                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|rowChangeAck                                                                                                                       ; LED:led|rowChangeAck                                                                                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; burstCnt[1]                                                                                                                                ; burstCnt[1]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; burstCnt[2]                                                                                                                                ; burstCnt[2]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; m_state[0]                                                                                                                                 ; m_state[0]                                                                                                                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[2]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[2]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|ack_refresh_request                                                                                          ; SDRAM:sdram|SDRAM_SDRAM:sdram|ack_refresh_request                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.010000000                                                                                             ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.010000000                                                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[1]                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[1]                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|active_cs_n                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|active_cs_n                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[0]                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[0]                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|wr_address                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|wr_address                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; readRequestCnt[3]                                                                                                                          ; readRequestCnt[3]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000001                                                                                            ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000001                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[1]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[1]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000100000                                                                                            ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000100000                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_request                                                                                              ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_request                                                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|init_done                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|init_done                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[2]                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[2]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[0]                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[0]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[1]                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[1]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.010                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.010                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[1]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[1]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[2]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[2]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LED:led|TurnTimer:turnTimer|rowChange                                                                                                      ; LED:led|TurnTimer:turnTimer|rowChange                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[1] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[1] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.593      ;
; 0.360 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[6] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[6] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.594      ;
; 0.360 ; writeCnt[0]                                                                                                                                ; writeCnt[0]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; readRequestCnt[0]                                                                                                                          ; readRequestCnt[0]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[4] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[4] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.595      ;
; 0.361 ; burstCnt[0]                                                                                                                                ; burstCnt[0]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.372 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[0] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[0] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[2] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[2] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[3] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|dffpipe_1v8:rs_bwp|dffe13a[2]                               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.595      ;
; 0.375 ; LED:led|ledCmdStart_ack_pipe                                                                                                               ; LED:led|ledCmdStart_ack                                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; writeCnt[2]                                                                                                                                ; writeCnt[3]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.596      ;
; 0.378 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[3] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|dffpipe_1v8:rs_bwp|dffe13a[3]                               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.598      ;
; 0.380 ; writeWordAddress[17]                                                                                                                       ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[35]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; LED:led|addressOdd[22]                                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[40]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.600      ;
; 0.381 ; writeWordAddress[21]                                                                                                                       ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[39]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; LED:led|TurnTimer:turnTimer|rowChange1                                                                                                     ; LED:led|TurnTimer:turnTimer|rowChange                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; writeWordAddress[10]                                                                                                                       ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[28]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.602      ;
; 0.382 ; writeWordAddress[20]                                                                                                                       ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[38]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; LED:led|addressOdd[6]                                                                                                                      ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[24]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; readRequestCnt[0]                                                                                                                          ; readRequestCnt[2]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.602      ;
; 0.384 ; LED:led|TurnTimer:turnTimer|magIdx[0]                                                                                                      ; LED:led|TurnTimer:turnTimer|magIdx[2]                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.603      ;
; 0.385 ; readRequestCnt[0]                                                                                                                          ; readRequestCnt[1]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.605      ;
; 0.386 ; LED:led|TurnTimer:turnTimer|magIdx[0]                                                                                                      ; LED:led|TurnTimer:turnTimer|magIdx[1]                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.605      ;
; 0.390 ; LED:led|bufAddress[6]                                                                                                                      ; LED:led|bufAddress[6]                                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.610      ;
; 0.396 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.616      ;
; 0.398 ; writeCnt[1]                                                                                                                                ; writeCnt[2]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.618      ;
; 0.433 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[0]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.652      ;
; 0.433 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[1]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.652      ;
; 0.434 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.653      ;
; 0.434 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.653      ;
; 0.435 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.111                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.654      ;
; 0.436 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.655      ;
; 0.436 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.655      ;
; 0.449 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.111                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.668      ;
; 0.451 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.670      ;
; 0.469 ; LED:led|readData_d[7]                                                                                                                      ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a0~porta_datain_reg0                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.395      ; 1.051      ;
; 0.472 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[2]                 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.692      ;
; 0.479 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[23]                                ; SDRAM:sdram|SDRAM_SDRAM:sdram|active_addr[5]                                                                                               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.698      ;
; 0.481 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[1]~_Duplicate_1                                                                                        ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[0]                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.700      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_10M'                                                                                     ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; Reset:reset|cnt[1]   ; Reset:reset|cnt[1]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Reset:reset|cnt[2]   ; Reset:reset|cnt[2]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; Reset:reset|cnt[0]   ; Reset:reset|cnt[0]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.062      ; 0.580      ;
; 0.379 ; LED:led|magFilter[4] ; LED:led|magFilter[5] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 0.599      ;
; 0.379 ; LED:led|magFilter[3] ; LED:led|magFilter[4] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 0.599      ;
; 0.380 ; LED:led|magFilter[0] ; LED:led|magFilter[1] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 0.600      ;
; 0.515 ; LED:led|magFilter[2] ; LED:led|magFilter[3] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 0.735      ;
; 0.524 ; LED:led|magFilter[5] ; LED:led|magFilter[6] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 0.744      ;
; 0.524 ; LED:led|magFilter[1] ; LED:led|magFilter[2] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 0.744      ;
; 0.544 ; Reset:reset|cnt[2]   ; Reset:reset|cnt[0]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.062      ; 0.763      ;
; 0.547 ; Reset:reset|cnt[2]   ; Reset:reset|cnt[1]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.062      ; 0.766      ;
; 0.554 ; Reset:reset|cnt[0]   ; Reset:reset|cnt[2]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.062      ; 0.773      ;
; 0.573 ; Reset:reset|cnt[1]   ; Reset:reset|cnt[0]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.062      ; 0.792      ;
; 0.575 ; Reset:reset|cnt[0]   ; Reset:reset|cnt[1]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.062      ; 0.794      ;
; 0.645 ; Reset:reset|cnt[1]   ; Reset:reset|nReset   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.062      ; 0.864      ;
; 0.649 ; LED:led|magFilter[6] ; LED:led|magFilter[7] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 0.869      ;
; 0.697 ; Reset:reset|cnt[2]   ; Reset:reset|nReset   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.062      ; 0.916      ;
; 0.721 ; Reset:reset|cnt[1]   ; Reset:reset|cnt[2]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.062      ; 0.940      ;
; 0.747 ; Reset:reset|cnt[0]   ; Reset:reset|nReset   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.062      ; 0.966      ;
; 1.016 ; LED:led|mag          ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 1.236      ;
; 1.086 ; LED:led|magFilter[7] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 1.306      ;
; 1.190 ; LED:led|magFilter[2] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 1.410      ;
; 1.278 ; LED:led|magFilter[6] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 1.498      ;
; 1.290 ; LED:led|magFilter[4] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 1.510      ;
; 1.301 ; LED:led|magFilter[0] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 1.521      ;
; 1.402 ; LED:led|magFilter[3] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 1.622      ;
; 1.405 ; LED:led|magFilter[5] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 1.625      ;
; 1.494 ; LED:led|magFilter[1] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.063      ; 1.714      ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PIXCLK'                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.360 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.305      ; 0.822      ;
; 0.363 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[7]                                        ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.446      ; 0.966      ;
; 0.381 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.323      ; 0.891      ;
; 0.381 ; DVI:dvi|v_state.00                                                                                                          ; DVI:dvi|v_state.00                                                                                                                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.577      ;
; 0.381 ; DVI:dvi|v_state.01                                                                                                          ; DVI:dvi|v_state.01                                                                                                                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.577      ;
; 0.381 ; DVI:dvi|vsyncFound                                                                                                          ; DVI:dvi|vsyncFound                                                                                                                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.577      ;
; 0.381 ; DVI:dvi|refreshCnt[0]                                                                                                       ; DVI:dvi|refreshCnt[0]                                                                                                                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.577      ;
; 0.381 ; DVI:dvi|refreshCnt[2]                                                                                                       ; DVI:dvi|refreshCnt[2]                                                                                                                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.577      ;
; 0.381 ; DVI:dvi|refreshCnt[1]                                                                                                       ; DVI:dvi|refreshCnt[1]                                                                                                                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.577      ;
; 0.382 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.577      ;
; 0.393 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.301      ; 0.881      ;
; 0.399 ; DVI:dvi|v_state.01                                                                                                          ; DVI:dvi|v_state.10                                                                                                                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.045      ; 0.601      ;
; 0.404 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.323      ; 0.914      ;
; 0.429 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.301      ; 0.917      ;
; 0.430 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.301      ; 0.918      ;
; 0.492 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[8]                                        ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.327      ; 0.976      ;
; 0.527 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9          ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.327      ; 1.011      ;
; 0.529 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.041      ; 0.727      ;
; 0.529 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.041      ; 0.727      ;
; 0.552 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9          ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.095      ; 0.804      ;
; 0.573 ; DVI:dvi|yCnt[2]                                                                                                             ; DVI:dvi|yCnt[2]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.769      ;
; 0.573 ; DVI:dvi|yCnt[5]                                                                                                             ; DVI:dvi|yCnt[5]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.769      ;
; 0.574 ; DVI:dvi|yCnt[1]                                                                                                             ; DVI:dvi|yCnt[1]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.770      ;
; 0.574 ; DVI:dvi|yCnt[4]                                                                                                             ; DVI:dvi|yCnt[4]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.770      ;
; 0.575 ; DVI:dvi|yCnt[3]                                                                                                             ; DVI:dvi|yCnt[3]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.771      ;
; 0.576 ; DVI:dvi|yCnt[7]                                                                                                             ; DVI:dvi|yCnt[7]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.772      ;
; 0.576 ; DVI:dvi|yCnt[9]                                                                                                             ; DVI:dvi|yCnt[9]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.772      ;
; 0.577 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.041      ; 0.775      ;
; 0.578 ; DVI:dvi|v_state.01                                                                                                          ; DVI:dvi|vsyncFound                                                                                                                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.045      ; 0.780      ;
; 0.578 ; DVI:dvi|yCnt[8]                                                                                                             ; DVI:dvi|yCnt[8]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.774      ;
; 0.578 ; DVI:dvi|yCnt[6]                                                                                                             ; DVI:dvi|yCnt[6]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.774      ;
; 0.578 ; DVI:dvi|refreshCnt[1]                                                                                                       ; DVI:dvi|refreshCnt[2]                                                                                                                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.046      ; 0.781      ;
; 0.580 ; DVI:dvi|xCnt[2]                                                                                                             ; DVI:dvi|xCnt[2]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.776      ;
; 0.581 ; DVI:dvi|xCnt[1]                                                                                                             ; DVI:dvi|xCnt[1]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.777      ;
; 0.581 ; DVI:dvi|xCnt[5]                                                                                                             ; DVI:dvi|xCnt[5]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.777      ;
; 0.582 ; DVI:dvi|xCnt[3]                                                                                                             ; DVI:dvi|xCnt[3]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.778      ;
; 0.584 ; DVI:dvi|refreshCnt[0]                                                                                                       ; DVI:dvi|refreshCnt[1]                                                                                                                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.046      ; 0.787      ;
; 0.586 ; DVI:dvi|refreshCnt[0]                                                                                                       ; DVI:dvi|refreshCnt[2]                                                                                                                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.046      ; 0.789      ;
; 0.594 ; DVI:dvi|xCnt[4]                                                                                                             ; DVI:dvi|xCnt[4]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.790      ;
; 0.595 ; DVI:dvi|yCnt[0]                                                                                                             ; DVI:dvi|yCnt[0]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.791      ;
; 0.596 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.305      ; 1.058      ;
; 0.596 ; DVI:dvi|xCnt[9]                                                                                                             ; DVI:dvi|xCnt[9]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.792      ;
; 0.596 ; DVI:dvi|xCnt[7]                                                                                                             ; DVI:dvi|xCnt[7]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.792      ;
; 0.596 ; DVI:dvi|yCnt[10]                                                                                                            ; DVI:dvi|yCnt[10]                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.792      ;
; 0.597 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.305      ; 1.059      ;
; 0.598 ; DVI:dvi|xCnt[6]                                                                                                             ; DVI:dvi|xCnt[6]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.794      ;
; 0.598 ; DVI:dvi|xCnt[8]                                                                                                             ; DVI:dvi|xCnt[8]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.794      ;
; 0.601 ; DVI:dvi|v_state.00                                                                                                          ; DVI:dvi|vsyncFound                                                                                                                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.045      ; 0.803      ;
; 0.602 ; DVI:dvi|xCnt[0]                                                                                                             ; DVI:dvi|xCnt[0]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.798      ;
; 0.603 ; DVI:dvi|xCnt[10]                                                                                                            ; DVI:dvi|xCnt[10]                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.799      ;
; 0.606 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.141     ; 0.622      ;
; 0.608 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.042      ; 0.807      ;
; 0.609 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.042      ; 0.808      ;
; 0.614 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.042      ; 0.813      ;
; 0.614 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.042      ; 0.813      ;
; 0.617 ; DVI:dvi|v_state.10                                                                                                          ; DVI:dvi|v_state.00                                                                                                                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.045      ; 0.819      ;
; 0.621 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.141     ; 0.637      ;
; 0.623 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.042      ; 0.822      ;
; 0.631 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.042      ; 0.830      ;
; 0.672 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.323      ; 1.182      ;
; 0.672 ; DVI:dvi|v_state.00                                                                                                          ; DVI:dvi|v_state.01                                                                                                                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.045      ; 0.874      ;
; 0.675 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.051      ; 0.883      ;
; 0.701 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[2]                                        ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.029      ; 0.887      ;
; 0.738 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[0]                                        ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.029      ; 0.924      ;
; 0.740 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[3]                                        ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.051      ; 0.948      ;
; 0.741 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.041      ; 0.939      ;
; 0.742 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[1]                                        ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.029      ; 0.928      ;
; 0.771 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.163     ; 0.765      ;
; 0.784 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.323      ; 1.294      ;
; 0.785 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.141     ; 0.801      ;
; 0.789 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.163     ; 0.783      ;
; 0.792 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.163     ; 0.786      ;
; 0.803 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[6]                                        ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.020     ; 0.940      ;
; 0.809 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[4]                                        ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.020     ; 0.946      ;
; 0.812 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.163     ; 0.806      ;
; 0.843 ; DVI:dvi|yCnt[1]                                                                                                             ; DVI:dvi|yCnt[2]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.044      ; 1.044      ;
; 0.843 ; DVI:dvi|yCnt[5]                                                                                                             ; DVI:dvi|yCnt[6]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.044      ; 1.044      ;
; 0.844 ; DVI:dvi|yCnt[3]                                                                                                             ; DVI:dvi|yCnt[4]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.044      ; 1.045      ;
; 0.845 ; DVI:dvi|yCnt[7]                                                                                                             ; DVI:dvi|yCnt[8]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.044      ; 1.046      ;
; 0.845 ; DVI:dvi|yCnt[9]                                                                                                             ; DVI:dvi|yCnt[10]                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.044      ; 1.046      ;
; 0.851 ; DVI:dvi|xCnt[1]                                                                                                             ; DVI:dvi|xCnt[2]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.043      ; 1.051      ;
; 0.852 ; DVI:dvi|xCnt[3]                                                                                                             ; DVI:dvi|xCnt[4]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.043      ; 1.052      ;
; 0.852 ; DVI:dvi|xCnt[5]                                                                                                             ; DVI:dvi|xCnt[6]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.043      ; 1.052      ;
; 0.856 ; DVI:dvi|yCnt[2]                                                                                                             ; DVI:dvi|yCnt[3]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.044      ; 1.057      ;
; 0.857 ; DVI:dvi|yCnt[0]                                                                                                             ; DVI:dvi|yCnt[1]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.044      ; 1.058      ;
; 0.857 ; DVI:dvi|yCnt[4]                                                                                                             ; DVI:dvi|yCnt[5]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.044      ; 1.058      ;
; 0.858 ; DVI:dvi|yCnt[2]                                                                                                             ; DVI:dvi|yCnt[4]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.044      ; 1.059      ;
; 0.859 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9          ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.327      ; 1.343      ;
; 0.859 ; DVI:dvi|yCnt[0]                                                                                                             ; DVI:dvi|yCnt[2]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.044      ; 1.060      ;
; 0.859 ; DVI:dvi|yCnt[4]                                                                                                             ; DVI:dvi|yCnt[6]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.044      ; 1.060      ;
; 0.860 ; DVI:dvi|yCnt[8]                                                                                                             ; DVI:dvi|yCnt[9]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.044      ; 1.061      ;
; 0.860 ; DVI:dvi|yCnt[6]                                                                                                             ; DVI:dvi|yCnt[7]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.044      ; 1.061      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'LED:led|LedCtrl:ledCtrl|shiftClk[0]'                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.373 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.505 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.724      ;
; 0.515 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.734      ;
; 0.516 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.063      ; 0.736      ;
; 0.517 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.061      ; 0.735      ;
; 0.517 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.061      ; 0.735      ;
; 0.517 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.063      ; 0.737      ;
; 0.517 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.063      ; 0.737      ;
; 0.518 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.543 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.762      ;
; 0.566 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.785      ;
; 0.567 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.786      ;
; 0.592 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.811      ;
; 0.594 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.813      ;
; 0.651 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.870      ;
; 0.654 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.873      ;
; 0.655 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.874      ;
; 0.655 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.874      ;
; 0.657 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.876      ;
; 0.664 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.883      ;
; 0.683 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.902      ;
; 0.684 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.903      ;
; 0.684 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 0.903      ;
; 0.691 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.063      ; 0.911      ;
; 0.760 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.063      ; 0.980      ;
; 0.780 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.065      ; 1.002      ;
; 0.813 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.063      ; 1.033      ;
; 0.816 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 1.035      ;
; 0.840 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.065      ; 1.062      ;
; 0.842 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.065      ; 1.064      ;
; 0.856 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.059      ; 1.072      ;
; 0.881 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.059      ; 1.097      ;
; 0.898 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.061      ; 1.116      ;
; 0.898 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.060      ; 1.115      ;
; 0.934 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.063      ; 1.154      ;
; 0.939 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 1.158      ;
; 0.941 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.064      ; 1.162      ;
; 0.944 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 1.163      ;
; 0.961 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.063      ; 1.181      ;
; 0.970 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 1.189      ;
; 0.976 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 1.195      ;
; 0.981 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.059      ; 1.197      ;
; 1.028 ; LED:led|LedCtrl:ledCtrl|load[0]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 3.034      ; 4.289      ;
; 1.040 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.056      ; 1.253      ;
; 1.051 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.066      ; 1.274      ;
; 1.061 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.059      ; 1.277      ;
; 1.103 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.767      ; 4.097      ;
; 1.107 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.063      ; 1.327      ;
; 1.115 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.783      ; 4.125      ;
; 1.140 ; LED:led|LedCtrl:ledCtrl|load[0]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 3.043      ; 4.410      ;
; 1.153 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.776      ; 4.156      ;
; 1.180 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.765      ; 4.172      ;
; 1.192 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.064      ; 1.413      ;
; 1.201 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.766      ; 4.194      ;
; 1.205 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.059      ; 1.421      ;
; 1.208 ; LED:led|LedCtrl:ledCtrl|load[0]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 3.040      ; 4.475      ;
; 1.213 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.765      ; 4.205      ;
; 1.217 ; LED:led|LedCtrl:ledCtrl|load[0]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 3.039      ; 4.483      ;
; 1.222 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.774      ; 4.223      ;
; 1.231 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.774      ; 4.232      ;
; 1.233 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 1.452      ;
; 1.236 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.062      ; 1.455      ;
; 1.237 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.771      ; 4.235      ;
; 1.240 ; LED:led|LedCtrl:ledCtrl|load[0]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 3.039      ; 4.506      ;
; 1.245 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.767      ; 4.239      ;
; 1.246 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.779      ; 4.252      ;
; 1.249 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.767      ; 4.243      ;
; 1.257 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.774      ; 4.258      ;
; 1.265 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.771      ; 4.263      ;
; 1.269 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.783      ; 4.279      ;
; 1.273 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.770      ; 4.270      ;
; 1.281 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.774      ; 4.282      ;
; 1.282 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.779      ; 4.288      ;
; 1.288 ; LED:led|LedCtrl:ledCtrl|load[0]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 3.042      ; 4.557      ;
; 1.289 ; LED:led|LedCtrl:ledCtrl|load[0]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 3.042      ; 4.558      ;
; 1.293 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.779      ; 4.299      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'LED:led|LedCtrl:ledCtrl|shiftClk[2]'                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.373 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.062      ; 0.592      ;
; 0.375 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.062      ; 0.594      ;
; 0.479 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.062      ; 0.698      ;
; 0.480 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.062      ; 0.699      ;
; 0.551 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.062      ; 0.770      ;
; 0.553 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.063      ; 0.773      ;
; 0.555 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.063      ; 0.775      ;
; 0.556 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.062      ; 0.775      ;
; 0.567 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.063      ; 0.787      ;
; 0.592 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.062      ; 0.811      ;
; 0.592 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.062      ; 0.811      ;
; 0.592 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.062      ; 0.811      ;
; 0.649 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.062      ; 0.868      ;
; 0.698 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.062      ; 0.917      ;
; 0.735 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.063      ; 0.955      ;
; 0.760 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.063      ; 0.980      ;
; 0.778 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.065      ; 1.000      ;
; 0.943 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.062      ; 1.162      ;
; 0.981 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.061      ; 1.199      ;
; 0.983 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.060      ; 1.200      ;
; 1.085 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.796      ; 4.108      ;
; 1.102 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.059      ; 1.318      ;
; 1.170 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.059      ; 1.386      ;
; 1.175 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.794      ; 4.196      ;
; 1.182 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.066      ; 1.405      ;
; 1.183 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.062      ; 1.402      ;
; 1.184 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.794      ; 4.205      ;
; 1.185 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.049      ; 4.461      ;
; 1.193 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.049      ; 4.469      ;
; 1.197 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.050      ; 4.474      ;
; 1.205 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.049      ; 4.481      ;
; 1.207 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.052      ; 4.486      ;
; 1.209 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.052      ; 4.488      ;
; 1.210 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.794      ; 4.231      ;
; 1.218 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.053      ; 4.498      ;
; 1.223 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.052      ; 4.502      ;
; 1.224 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.049      ; 4.500      ;
; 1.225 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.052      ; 4.504      ;
; 1.225 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.797      ; 4.249      ;
; 1.226 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.052      ; 4.505      ;
; 1.228 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.057      ; 4.512      ;
; 1.228 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.054      ; 4.509      ;
; 1.230 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.053      ; 4.510      ;
; 1.234 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.794      ; 4.255      ;
; 1.240 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.057      ; 4.524      ;
; 1.242 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.052      ; 4.521      ;
; 1.252 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.798      ; 4.277      ;
; 1.253 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.052      ; 4.532      ;
; 1.253 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.054      ; 4.534      ;
; 1.255 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.796      ; 4.278      ;
; 1.258 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.049      ; 4.534      ;
; 1.259 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.052      ; 4.538      ;
; 1.268 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.792      ; 4.287      ;
; 1.271 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.057      ; 4.555      ;
; 1.273 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.051      ; 4.551      ;
; 1.281 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.049      ; 4.557      ;
; 1.282 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.797      ; 4.306      ;
; 1.284 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.796      ; 4.307      ;
; 1.289 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.796      ; 4.312      ;
; 1.289 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.798      ; 4.314      ;
; 1.291 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.796      ; 4.314      ;
; 1.294 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.051      ; 4.572      ;
; 1.294 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.051      ; 4.572      ;
; 1.296 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.051      ; 4.574      ;
; 1.296 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.796      ; 4.319      ;
; 1.296 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.051      ; 4.574      ;
; 1.301 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.799      ; 4.327      ;
; 1.302 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.796      ; 4.325      ;
; 1.303 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.798      ; 4.328      ;
; 1.303 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.794      ; 4.324      ;
; 1.305 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.796      ; 4.328      ;
; 1.308 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.052      ; 4.587      ;
; 1.315 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.796      ; 4.338      ;
; 1.318 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.057      ; 4.602      ;
; 1.321 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.052      ; 4.600      ;
; 1.324 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.799      ; 4.350      ;
; 1.326 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.052      ; 4.605      ;
; 1.329 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.057      ; 4.613      ;
; 1.330 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.799      ; 4.356      ;
; 1.332 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.051      ; 4.610      ;
; 1.333 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.062      ; 1.552      ;
; 1.337 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.050      ; 4.614      ;
; 1.338 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.794      ; 4.359      ;
; 1.339 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.058      ; 4.624      ;
; 1.339 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.062      ; 1.558      ;
; 1.340 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.799      ; 4.366      ;
; 1.341 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.057      ; 4.625      ;
; 1.341 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.062      ; 1.560      ;
; 1.341 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.062      ; 1.560      ;
; 1.342 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.062      ; 1.561      ;
; 1.343 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.797      ; 4.367      ;
; 1.344 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.049      ; 4.620      ;
; 1.345 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.052      ; 4.624      ;
; 1.345 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.055      ; 4.627      ;
; 1.345 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.057      ; 4.629      ;
; 1.346 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.049      ; 4.622      ;
; 1.346 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 3.051      ; 4.624      ;
; 1.346 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.798      ; 4.371      ;
; 1.347 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.062      ; 1.566      ;
; 1.349 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.062      ; 1.568      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'LED:led|LedCtrl:ledCtrl|shiftClk[3]'                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.373 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 0.595      ;
; 0.478 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 0.697      ;
; 0.479 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 0.698      ;
; 0.479 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 0.698      ;
; 0.479 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 0.698      ;
; 0.509 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 0.728      ;
; 0.552 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 0.771      ;
; 0.566 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 0.785      ;
; 0.566 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 0.785      ;
; 0.589 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 0.808      ;
; 0.590 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.061      ; 0.808      ;
; 0.592 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 0.811      ;
; 0.692 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.065      ; 0.914      ;
; 0.709 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.060      ; 0.926      ;
; 0.725 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.059      ; 0.941      ;
; 0.735 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 0.954      ;
; 0.747 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 0.966      ;
; 0.803 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.022      ;
; 0.946 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.063      ; 1.166      ;
; 1.030 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.066      ; 1.253      ;
; 1.057 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.066      ; 1.280      ;
; 1.130 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.061      ; 1.348      ;
; 1.296 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.515      ;
; 1.330 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]   ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.549      ;
; 1.332 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.551      ;
; 1.334 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.553      ;
; 1.335 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.554      ;
; 1.336 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.555      ;
; 1.346 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.565      ;
; 1.347 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.566      ;
; 1.352 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.571      ;
; 1.353 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.572      ;
; 1.357 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.576      ;
; 1.357 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.061      ; 1.575      ;
; 1.360 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.579      ;
; 1.363 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.582      ;
; 1.367 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.586      ;
; 1.372 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.591      ;
; 1.379 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.598      ;
; 1.380 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.599      ;
; 1.383 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.602      ;
; 1.384 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.603      ;
; 1.384 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.603      ;
; 1.387 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.606      ;
; 1.387 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.061      ; 1.605      ;
; 1.388 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.607      ;
; 1.388 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]   ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.607      ;
; 1.389 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.608      ;
; 1.390 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.609      ;
; 1.393 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.612      ;
; 1.409 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.628      ;
; 1.418 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.061      ; 1.636      ;
; 1.418 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.637      ;
; 1.421 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.061      ; 1.639      ;
; 1.429 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.648      ;
; 1.429 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.648      ;
; 1.433 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.526      ; 4.186      ;
; 1.435 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.786      ; 4.448      ;
; 1.440 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.786      ; 4.453      ;
; 1.440 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.787      ; 4.454      ;
; 1.441 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.660      ;
; 1.445 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.664      ;
; 1.447 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.666      ;
; 1.453 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.786      ; 4.466      ;
; 1.459 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.786      ; 4.472      ;
; 1.460 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.523      ; 4.210      ;
; 1.462 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.786      ; 4.475      ;
; 1.469 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.526      ; 4.222      ;
; 1.471 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.690      ;
; 1.473 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.783      ; 4.483      ;
; 1.481 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.786      ; 4.494      ;
; 1.482 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.523      ; 4.232      ;
; 1.485 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.786      ; 4.498      ;
; 1.489 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.782      ; 4.498      ;
; 1.504 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.786      ; 4.517      ;
; 1.505 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.523      ; 4.255      ;
; 1.506 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.786      ; 4.519      ;
; 1.511 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.523      ; 4.261      ;
; 1.517 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.786      ; 4.530      ;
; 1.519 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.786      ; 4.532      ;
; 1.520 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[46] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.786      ; 4.533      ;
; 1.524 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.526      ; 4.277      ;
; 1.525 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.786      ; 4.538      ;
; 1.526 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.782      ; 4.535      ;
; 1.527 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.528      ; 4.282      ;
; 1.528 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.783      ; 4.538      ;
; 1.528 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.782      ; 4.537      ;
; 1.533 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.523      ; 4.283      ;
; 1.535 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.523      ; 4.285      ;
; 1.538 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.514      ; 4.279      ;
; 1.540 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.786      ; 4.553      ;
; 1.546 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.791      ; 4.564      ;
; 1.548 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.791      ; 4.566      ;
; 1.549 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.523      ; 4.299      ;
; 1.550 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.786      ; 4.563      ;
; 1.551 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.062      ; 1.770      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'LED:led|LedCtrl:ledCtrl|shiftClk[1]'                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.374 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.480 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.062      ; 0.699      ;
; 0.552 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.062      ; 0.771      ;
; 0.554 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.063      ; 0.774      ;
; 0.555 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.063      ; 0.775      ;
; 0.588 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.062      ; 0.807      ;
; 0.590 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.062      ; 0.809      ;
; 0.591 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.062      ; 0.810      ;
; 0.592 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.062      ; 0.811      ;
; 0.592 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.062      ; 0.811      ;
; 0.593 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.062      ; 0.812      ;
; 0.625 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.062      ; 0.844      ;
; 0.634 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.063      ; 0.854      ;
; 0.693 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.062      ; 0.912      ;
; 0.748 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.062      ; 0.967      ;
; 0.765 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.062      ; 0.984      ;
; 0.874 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.064      ; 1.095      ;
; 0.908 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.064      ; 1.129      ;
; 0.939 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.062      ; 1.158      ;
; 0.956 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.059      ; 1.172      ;
; 0.993 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.063      ; 1.213      ;
; 1.063 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.065      ; 1.285      ;
; 1.079 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.773      ; 4.079      ;
; 1.101 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.066      ; 1.324      ;
; 1.135 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.039      ; 4.401      ;
; 1.148 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.036      ; 4.411      ;
; 1.148 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.779      ; 4.154      ;
; 1.172 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.779      ; 4.178      ;
; 1.176 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.033      ; 4.436      ;
; 1.179 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.770      ; 4.176      ;
; 1.182 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.779      ; 4.188      ;
; 1.187 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.036      ; 4.450      ;
; 1.207 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.770      ; 4.204      ;
; 1.211 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.770      ; 4.208      ;
; 1.211 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.769      ; 4.207      ;
; 1.211 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.056      ; 1.424      ;
; 1.226 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.032      ; 4.485      ;
; 1.233 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.769      ; 4.229      ;
; 1.243 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.036      ; 4.506      ;
; 1.247 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.773      ; 4.247      ;
; 1.254 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.776      ; 4.257      ;
; 1.261 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.773      ; 4.261      ;
; 1.262 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.769      ; 4.258      ;
; 1.268 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.063      ; 1.488      ;
; 1.275 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.773      ; 4.275      ;
; 1.276 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.033      ; 4.536      ;
; 1.284 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.033      ; 4.544      ;
; 1.284 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.033      ; 4.544      ;
; 1.285 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.033      ; 4.545      ;
; 1.286 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.769      ; 4.282      ;
; 1.287 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.033      ; 4.547      ;
; 1.288 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.033      ; 4.548      ;
; 1.290 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.773      ; 4.290      ;
; 1.290 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.776      ; 4.293      ;
; 1.291 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.039      ; 4.557      ;
; 1.293 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.773      ; 4.293      ;
; 1.294 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.039      ; 4.560      ;
; 1.295 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.779      ; 4.301      ;
; 1.297 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.034      ; 4.558      ;
; 1.301 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.776      ; 4.304      ;
; 1.302 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.038      ; 4.567      ;
; 1.303 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.769      ; 4.299      ;
; 1.303 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.036      ; 4.566      ;
; 1.312 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.036      ; 4.575      ;
; 1.313 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.036      ; 4.576      ;
; 1.319 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.034      ; 4.580      ;
; 1.320 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.062      ; 1.539      ;
; 1.322 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.032      ; 4.581      ;
; 1.322 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.779      ; 4.328      ;
; 1.327 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.034      ; 4.588      ;
; 1.327 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.033      ; 4.587      ;
; 1.329 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[46] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.765      ; 4.321      ;
; 1.330 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.062      ; 1.549      ;
; 1.335 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.770      ; 4.332      ;
; 1.335 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.034      ; 4.596      ;
; 1.337 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.776      ; 4.340      ;
; 1.337 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.773      ; 4.337      ;
; 1.338 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.769      ; 4.334      ;
; 1.338 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.764      ; 4.329      ;
; 1.338 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.036      ; 4.601      ;
; 1.339 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.770      ; 4.336      ;
; 1.339 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.779      ; 4.345      ;
; 1.341 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.036      ; 4.604      ;
; 1.347 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.038      ; 4.612      ;
; 1.347 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.038      ; 4.612      ;
; 1.348 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.035      ; 4.610      ;
; 1.348 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.035      ; 4.610      ;
; 1.348 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.062      ; 1.567      ;
; 1.350 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.034      ; 4.611      ;
; 1.350 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.774      ; 4.351      ;
; 1.352 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.062      ; 1.571      ;
; 1.353 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[46] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.033      ; 4.613      ;
; 1.356 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.775      ; 4.358      ;
; 1.358 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.032      ; 4.617      ;
; 1.359 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.032      ; 4.618      ;
; 1.359 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 3.032      ; 4.618      ;
; 1.359 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.062      ; 1.578      ;
; 1.361 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.773      ; 4.361      ;
; 1.362 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.776      ; 4.365      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                               ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 7.810 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[12]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.153     ; 3.040      ;
; 7.893 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[12]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.074     ; 3.042      ;
; 7.893 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.074     ; 3.042      ;
; 8.035 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[7]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.152     ; 2.816      ;
; 8.068 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_12        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.071     ; 2.851      ;
; 8.118 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[7]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.073     ; 2.818      ;
; 8.137 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.072     ; 2.800      ;
; 8.137 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.072     ; 2.800      ;
; 8.142 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[10]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.087     ; 2.782      ;
; 8.240 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[2]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.152     ; 2.611      ;
; 8.293 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_7         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.070     ; 2.627      ;
; 8.323 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.073     ; 2.613      ;
; 8.323 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[2]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.073     ; 2.613      ;
; 8.364 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.099     ; 2.548      ;
; 8.410 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[4]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.174     ; 2.419      ;
; 8.410 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[15]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.174     ; 2.419      ;
; 8.414 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[3]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.189     ; 2.400      ;
; 8.416 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[15]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.079     ; 2.516      ;
; 8.416 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[4]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.079     ; 2.516      ;
; 8.420 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[3]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.094     ; 2.497      ;
; 8.420 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.090     ; 2.501      ;
; 8.420 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[11]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.094     ; 2.497      ;
; 8.422 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[0]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.202     ; 2.379      ;
; 8.422 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[1]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.202     ; 2.379      ;
; 8.428 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[1]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.107     ; 2.476      ;
; 8.428 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[0]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.107     ; 2.476      ;
; 8.428 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[12]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.092     ; 2.491      ;
; 8.491 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[5]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.181     ; 2.331      ;
; 8.491 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[6]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.181     ; 2.331      ;
; 8.497 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[6]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.086     ; 2.428      ;
; 8.497 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[5]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.086     ; 2.428      ;
; 8.498 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_2         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.070     ; 2.422      ;
; 8.563 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[10]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.149     ; 2.291      ;
; 8.563 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[11]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.149     ; 2.291      ;
; 8.563 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[13]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.149     ; 2.291      ;
; 8.563 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[14]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.149     ; 2.291      ;
; 8.608 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_15        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.092     ; 2.291      ;
; 8.608 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_4         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.092     ; 2.291      ;
; 8.612 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_3         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.107     ; 2.272      ;
; 8.620 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.120     ; 2.251      ;
; 8.620 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_1         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.120     ; 2.251      ;
; 8.634 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[1]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.090     ; 2.287      ;
; 8.634 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[2]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.090     ; 2.287      ;
; 8.646 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[14]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.070     ; 2.293      ;
; 8.646 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[13]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.070     ; 2.293      ;
; 8.646 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[11]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.070     ; 2.293      ;
; 8.646 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[10]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.070     ; 2.293      ;
; 8.655 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[8]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.150     ; 2.198      ;
; 8.656 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.070     ; 2.283      ;
; 8.689 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_5         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.099     ; 2.203      ;
; 8.689 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_6         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.099     ; 2.203      ;
; 8.717 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[9]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.150     ; 2.136      ;
; 8.738 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[8]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.071     ; 2.200      ;
; 8.738 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.071     ; 2.200      ;
; 8.738 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.071     ; 2.200      ;
; 8.755 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.088     ; 2.168      ;
; 8.755 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[9]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.088     ; 2.168      ;
; 8.800 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[9]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.071     ; 2.138      ;
; 8.802 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_valid                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 2.242      ;
; 8.802 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[1]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 2.242      ;
; 8.802 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.000000001        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 2.242      ;
; 8.802 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000001000       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 2.242      ;
; 8.802 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000010000       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.062     ; 2.242      ;
; 8.821 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_10        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 2.102      ;
; 8.821 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_11        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 2.102      ;
; 8.821 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_13        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 2.102      ;
; 8.821 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_14        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 2.102      ;
; 8.826 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[0]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.072     ; 2.111      ;
; 8.887 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[15]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.063     ; 2.156      ;
; 8.887 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[14]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.063     ; 2.156      ;
; 8.887 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[11]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.063     ; 2.156      ;
; 8.894 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.010000000       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.060     ; 2.152      ;
; 8.894 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[0]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.060     ; 2.152      ;
; 8.894 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[1]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.060     ; 2.152      ;
; 8.894 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000100000       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.060     ; 2.152      ;
; 8.894 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.001000000       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.060     ; 2.152      ;
; 8.913 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_8         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 2.009      ;
; 8.975 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_9         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 1.947      ;
; 9.001 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.111              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.061     ; 2.044      ;
; 9.001 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.010              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.061     ; 2.044      ;
; 9.001 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[1]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.061     ; 2.044      ;
; 9.001 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[2]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.061     ; 2.044      ;
; 9.001 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.061     ; 2.044      ;
; 9.001 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.061     ; 2.044      ;
; 9.001 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.111             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.061     ; 2.044      ;
; 9.001 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.061     ; 2.044      ;
; 9.019 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.001             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 2.031      ;
; 9.032 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[1]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.071     ; 1.906      ;
; 9.034 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[3]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.072     ; 1.903      ;
; 9.051 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.063     ; 1.992      ;
; 9.051 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.063     ; 1.992      ;
; 9.051 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.063     ; 1.992      ;
; 9.051 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[2]~_Duplicate_1   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.063     ; 1.992      ;
; 9.051 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|init_done               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.063     ; 1.992      ;
; 9.051 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.063     ; 1.992      ;
; 9.051 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.063     ; 1.992      ;
; 9.051 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.063     ; 1.992      ;
; 9.051 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.063     ; 1.992      ;
; 9.051 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.063     ; 1.992      ;
; 9.058 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000100       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.058     ; 1.990      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.918 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.137      ;
; 0.918 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[1] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.137      ;
; 0.918 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[0] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.137      ;
; 0.918 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|wr_address ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.137      ;
; 1.313 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[12]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.532      ;
; 1.313 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[9]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.532      ;
; 1.313 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[8]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.532      ;
; 1.313 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[7]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.532      ;
; 1.313 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[0]                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.533      ;
; 1.313 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]~_Duplicate_1                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.533      ;
; 1.313 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[1]~_Duplicate_1                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.533      ;
; 1.313 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.000001000                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.533      ;
; 1.313 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.000010000                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.533      ;
; 1.313 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|ack_refresh_request                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.533      ;
; 1.313 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000001                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.533      ;
; 1.313 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.532      ;
; 1.313 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_request                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.533      ;
; 1.353 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[13]                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.580      ;
; 1.353 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[1]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.580      ;
; 1.353 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[2]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.580      ;
; 1.353 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[4]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.580      ;
; 1.353 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[6]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.580      ;
; 1.353 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[10]                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.580      ;
; 1.353 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[11]                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.580      ;
; 1.353 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[12]                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.580      ;
; 1.353 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[9]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.580      ;
; 1.353 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[7]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.580      ;
; 1.353 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_addr[12]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 1.570      ;
; 1.357 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[2]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.578      ;
; 1.357 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.010000000                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.578      ;
; 1.362 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[8]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.581      ;
; 1.362 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[5]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.581      ;
; 1.362 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[3]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.581      ;
; 1.362 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[0]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.581      ;
; 1.507 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[10]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.732      ;
; 1.507 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[4]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.732      ;
; 1.507 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[2]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.732      ;
; 1.507 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[1]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.732      ;
; 1.507 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[0]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.732      ;
; 1.575 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[13]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 1.792      ;
; 1.575 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[6]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 1.792      ;
; 1.575 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[5]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 1.792      ;
; 1.575 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[3]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 1.792      ;
; 1.595 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000100                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.819      ;
; 1.595 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.100000000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.819      ;
; 1.595 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|f_pop                                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.819      ;
; 1.595 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000010                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 1.819      ;
; 1.600 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.818      ;
; 1.600 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.818      ;
; 1.600 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.818      ;
; 1.600 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.818      ;
; 1.600 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|init_done                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.818      ;
; 1.600 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.818      ;
; 1.600 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.818      ;
; 1.600 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.818      ;
; 1.600 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.818      ;
; 1.600 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.818      ;
; 1.608 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.111                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.828      ;
; 1.608 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.010                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.828      ;
; 1.608 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[1]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.828      ;
; 1.608 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[2]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.828      ;
; 1.608 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.828      ;
; 1.608 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.828      ;
; 1.608 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.111                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.828      ;
; 1.608 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.828      ;
; 1.620 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.001                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.845      ;
; 1.640 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[3]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.770      ;
; 1.645 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[1]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.776      ;
; 1.649 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_9                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.800      ;
; 1.715 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_8                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.865      ;
; 1.751 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.010000000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.972      ;
; 1.751 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[0]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.972      ;
; 1.751 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[1]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.972      ;
; 1.751 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000100000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.972      ;
; 1.751 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.001000000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.972      ;
; 1.756 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[15]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.974      ;
; 1.756 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[14]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.974      ;
; 1.756 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[11]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.974      ;
; 1.824 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_valid                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.043      ;
; 1.824 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[1]                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.043      ;
; 1.824 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.000000001                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.043      ;
; 1.824 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000001000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.043      ;
; 1.824 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000010000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.043      ;
; 1.827 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_10                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.978      ;
; 1.827 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_11                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.978      ;
; 1.827 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_13                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.978      ;
; 1.827 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_14                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.978      ;
; 1.853 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[0]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.983      ;
; 1.860 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[9]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.992      ;
; 1.897 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_5                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.006      ; 2.017      ;
; 1.897 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_6                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.006      ; 2.017      ;
; 1.903 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.017      ; 2.021      ;
; 1.903 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[9]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.017      ; 2.021      ;
; 1.926 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[8]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.057      ;
; 1.926 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.057      ;
; 1.926 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 2.057      ;
; 1.931 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe                                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.017      ; 2.062      ;
; 1.931 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_1                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.017      ; 2.062      ;
; 1.947 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_15                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.013      ; 2.074      ;
; 1.947 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_4                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.013      ; 2.074      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                  ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                                          ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; 131.3 MHz  ; 131.3 MHz       ; pll|altpll_0|sd1|pll7|clk[0]        ;                                                               ;
; 173.61 MHz ; 173.61 MHz      ; pll|altpll_0|sd1|pll7|clk[1]        ;                                                               ;
; 176.55 MHz ; 176.55 MHz      ; PIXCLK                              ;                                                               ;
; 457.46 MHz ; 457.46 MHz      ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ;                                                               ;
; 459.14 MHz ; 459.14 MHz      ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ;                                                               ;
; 461.04 MHz ; 461.04 MHz      ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ;                                                               ;
; 469.04 MHz ; 469.04 MHz      ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ;                                                               ;
; 489.72 MHz ; 250.0 MHz       ; CLK_10M                             ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; PIXCLK                              ; -3.474 ; -116.247      ;
; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; -2.589 ; -206.822      ;
; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; -2.282 ; -182.960      ;
; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; -2.273 ; -182.093      ;
; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; -2.099 ; -168.293      ;
; pll|altpll_0|sd1|pll7|clk[1]        ; -0.036 ; -0.144        ;
; pll|altpll_0|sd1|pll7|clk[0]        ; 0.989  ; 0.000         ;
; CLK_10M                             ; 97.958 ; 0.000         ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; pll|altpll_0|sd1|pll7|clk[1]        ; -0.165 ; -0.660        ;
; pll|altpll_0|sd1|pll7|clk[0]        ; 0.300  ; 0.000         ;
; CLK_10M                             ; 0.312  ; 0.000         ;
; PIXCLK                              ; 0.316  ; 0.000         ;
; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.338  ; 0.000         ;
; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.339  ; 0.000         ;
; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.340  ; 0.000         ;
; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.340  ; 0.000         ;
+-------------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; pll|altpll_0|sd1|pll7|clk[0] ; 8.142 ; 0.000         ;
+------------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                 ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; pll|altpll_0|sd1|pll7|clk[0] ; 0.828 ; 0.000         ;
+------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; PIXCLK                              ; -3.000 ; -87.522       ;
; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; -1.000 ; -96.000       ;
; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; -1.000 ; -96.000       ;
; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; -1.000 ; -96.000       ;
; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; -1.000 ; -96.000       ;
; pll|altpll_0|sd1|pll7|clk[0]        ; 5.298  ; 0.000         ;
; pll|altpll_0|sd1|pll7|clk[1]        ; 12.243 ; 0.000         ;
; CLK_10M                             ; 49.597 ; 0.000         ;
+-------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PIXCLK'                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.474 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.115      ; 4.629      ;
; -3.474 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.115      ; 4.629      ;
; -3.474 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.119      ; 4.633      ;
; -3.461 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.115      ; 4.616      ;
; -3.461 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.115      ; 4.616      ;
; -3.461 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.119      ; 4.620      ;
; -3.335 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.115      ; 4.490      ;
; -3.335 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.115      ; 4.490      ;
; -3.335 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.119      ; 4.494      ;
; -3.269 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.115      ; 4.424      ;
; -3.269 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.115      ; 4.424      ;
; -3.269 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.119      ; 4.428      ;
; -3.242 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.403      ;
; -3.241 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.402      ;
; -3.241 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.402      ;
; -3.228 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.389      ;
; -3.224 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.385      ;
; -3.223 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.384      ;
; -3.223 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.384      ;
; -3.222 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.115      ; 4.377      ;
; -3.222 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.115      ; 4.377      ;
; -3.222 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.119      ; 4.381      ;
; -3.220 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.115      ; 4.375      ;
; -3.220 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.115      ; 4.375      ;
; -3.220 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.119      ; 4.379      ;
; -3.210 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.371      ;
; -3.176 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.101      ; 4.317      ;
; -3.176 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.101      ; 4.317      ;
; -3.176 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.105      ; 4.321      ;
; -3.073 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.052     ; 4.036      ;
; -3.073 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.052     ; 4.036      ;
; -3.073 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.052     ; 4.036      ;
; -3.073 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.052     ; 4.036      ;
; -3.073 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.052     ; 4.036      ;
; -3.067 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.228      ;
; -3.066 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.227      ;
; -3.066 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.227      ;
; -3.056 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[7] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.201      ; 4.297      ;
; -3.056 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[7] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.205      ; 4.301      ;
; -3.056 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[7] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.201      ; 4.297      ;
; -3.055 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[8] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.201      ; 4.296      ;
; -3.055 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[8] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.205      ; 4.300      ;
; -3.055 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[8] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.201      ; 4.296      ;
; -3.055 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.052     ; 4.018      ;
; -3.055 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.052     ; 4.018      ;
; -3.055 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.052     ; 4.018      ;
; -3.055 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.052     ; 4.018      ;
; -3.055 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.052     ; 4.018      ;
; -3.053 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.214      ;
; -3.051 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.101      ; 4.192      ;
; -3.051 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.101      ; 4.192      ;
; -3.051 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.105      ; 4.196      ;
; -2.974 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.135      ;
; -2.973 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.134      ;
; -2.973 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.134      ;
; -2.960 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.121      ;
; -2.955 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[3] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.201      ; 4.196      ;
; -2.955 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[3] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.205      ; 4.200      ;
; -2.955 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[3] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.201      ; 4.196      ;
; -2.955 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.116      ;
; -2.954 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.115      ;
; -2.954 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.115      ;
; -2.949 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.110      ;
; -2.948 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.109      ;
; -2.947 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.108      ;
; -2.947 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.108      ;
; -2.946 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.107      ;
; -2.941 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.102      ;
; -2.934 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.095      ;
; -2.931 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.092      ;
; -2.930 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.038     ; 3.907      ;
; -2.930 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.038     ; 3.907      ;
; -2.930 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.038     ; 3.907      ;
; -2.930 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.038     ; 3.907      ;
; -2.930 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.038     ; 3.907      ;
; -2.930 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.038     ; 3.907      ;
; -2.930 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.038     ; 3.907      ;
; -2.930 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.038     ; 3.907      ;
; -2.930 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.038     ; 3.907      ;
; -2.928 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.089      ;
; -2.912 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.038     ; 3.889      ;
; -2.912 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.038     ; 3.889      ;
; -2.912 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.038     ; 3.889      ;
; -2.912 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.038     ; 3.889      ;
; -2.912 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.038     ; 3.889      ;
; -2.912 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.038     ; 3.889      ;
; -2.912 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.038     ; 3.889      ;
; -2.912 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.038     ; 3.889      ;
; -2.912 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.038     ; 3.889      ;
; -2.910 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.052     ; 3.873      ;
; -2.910 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.052     ; 3.873      ;
; -2.910 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.052     ; 3.873      ;
; -2.910 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.052     ; 3.873      ;
; -2.910 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.052     ; 3.873      ;
; -2.909 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.132      ; 4.056      ;
; -2.908 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.132      ; 4.055      ;
; -2.908 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.132      ; 4.055      ;
; -2.895 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.132      ; 4.042      ;
; -2.861 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.146      ; 4.022      ;
; -2.856 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[5] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.201      ; 4.097      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'LED:led|LedCtrl:ledCtrl|shiftClk[3]'                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                       ; Launch Clock                 ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+
; -2.589 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.739      ; 5.243      ;
; -2.548 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.739      ; 5.202      ;
; -2.540 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.748      ; 5.203      ;
; -2.533 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.748      ; 5.196      ;
; -2.509 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.739      ; 5.163      ;
; -2.473 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.739      ; 5.127      ;
; -2.472 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.739      ; 5.126      ;
; -2.457 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.739      ; 5.111      ;
; -2.455 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.744      ; 5.114      ;
; -2.446 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.751      ; 5.112      ;
; -2.437 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.748      ; 5.100      ;
; -2.436 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.748      ; 5.099      ;
; -2.418 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.748      ; 5.081      ;
; -2.414 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.751      ; 5.080      ;
; -2.405 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.739      ; 5.059      ;
; -2.400 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.739      ; 5.054      ;
; -2.395 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.751      ; 5.061      ;
; -2.389 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.751      ; 5.055      ;
; -2.389 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.739      ; 5.043      ;
; -2.388 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.751      ; 5.054      ;
; -2.375 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.748      ; 5.038      ;
; -2.374 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.751      ; 5.040      ;
; -2.366 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.744      ; 5.025      ;
; -2.358 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.737      ; 5.010      ;
; -2.355 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.739      ; 5.009      ;
; -2.353 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.751      ; 5.019      ;
; -2.339 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.744      ; 4.998      ;
; -2.335 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.751      ; 5.001      ;
; -2.333 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.751      ; 4.999      ;
; -2.329 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.751      ; 4.995      ;
; -2.324 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.744      ; 4.983      ;
; -2.324 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.739      ; 4.978      ;
; -2.322 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.748      ; 4.985      ;
; -2.321 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.751      ; 4.987      ;
; -2.319 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.748      ; 4.982      ;
; -2.318 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.748      ; 4.981      ;
; -2.317 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.748      ; 4.980      ;
; -2.314 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.751      ; 4.980      ;
; -2.308 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.747      ; 4.970      ;
; -2.305 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.739      ; 4.959      ;
; -2.301 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.751      ; 4.967      ;
; -2.300 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.748      ; 4.963      ;
; -2.299 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.744      ; 4.958      ;
; -2.296 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.747      ; 4.958      ;
; -2.294 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.748      ; 4.957      ;
; -2.291 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.739      ; 4.945      ;
; -2.287 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.739      ; 4.941      ;
; -2.284 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.744      ; 4.943      ;
; -2.278 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.744      ; 4.937      ;
; -2.276 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.743      ; 4.934      ;
; -2.268 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.743      ; 4.926      ;
; -2.264 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.749      ; 4.928      ;
; -2.257 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.748      ; 4.920      ;
; -2.254 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.748      ; 4.917      ;
; -2.253 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.739      ; 4.907      ;
; -2.243 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.751      ; 4.909      ;
; -2.241 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.749      ; 4.905      ;
; -2.239 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.748      ; 4.902      ;
; -2.236 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.749      ; 4.900      ;
; -2.234 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.743      ; 4.892      ;
; -2.232 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.749      ; 4.896      ;
; -2.229 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.751      ; 4.895      ;
; -2.228 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.737      ; 4.880      ;
; -2.228 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.751      ; 4.894      ;
; -2.228 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.744      ; 4.887      ;
; -2.226 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.744      ; 4.885      ;
; -2.225 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.751      ; 4.891      ;
; -2.221 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.739      ; 4.875      ;
; -2.220 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.748      ; 4.883      ;
; -2.220 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.749      ; 4.884      ;
; -2.218 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.751      ; 4.884      ;
; -2.217 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.744      ; 4.876      ;
; -2.214 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.749      ; 4.878      ;
; -2.213 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.737      ; 4.865      ;
; -2.212 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.751      ; 4.878      ;
; -2.209 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.739      ; 4.863      ;
; -2.206 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.737      ; 4.858      ;
; -2.202 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.747      ; 4.864      ;
; -2.202 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.749      ; 4.866      ;
; -2.201 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.749      ; 4.865      ;
; -2.196 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.748      ; 4.859      ;
; -2.195 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.749      ; 4.859      ;
; -2.194 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.751      ; 4.860      ;
; -2.193 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.749      ; 4.857      ;
; -2.189 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.744      ; 4.848      ;
; -2.188 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.739      ; 4.842      ;
; -2.186 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.748      ; 4.849      ;
; -2.186 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.751      ; 4.852      ;
; -2.185 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.743      ; 4.843      ;
; -2.184 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.749      ; 4.848      ;
; -2.183 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.744      ; 4.842      ;
; -2.182 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.748      ; 4.845      ;
; -2.181 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.747      ; 4.843      ;
; -2.180 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.743      ; 4.838      ;
; -2.176 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.748      ; 4.839      ;
; -2.176 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.748      ; 4.839      ;
; -2.175 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.748      ; 4.838      ;
; -2.172 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.744      ; 4.831      ;
; -2.172 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.737      ; 4.824      ;
; -2.171 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.744      ; 4.830      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'LED:led|LedCtrl:ledCtrl|shiftClk[2]'                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                       ; Launch Clock                 ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+
; -2.282 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.990      ; 5.187      ;
; -2.256 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.990      ; 5.161      ;
; -2.225 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.990      ; 5.130      ;
; -2.215 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 5.108      ;
; -2.200 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 5.093      ;
; -2.197 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.990      ; 5.102      ;
; -2.194 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.990      ; 5.099      ;
; -2.193 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 5.086      ;
; -2.178 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.977      ; 5.070      ;
; -2.175 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.990      ; 5.080      ;
; -2.172 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.977      ; 5.064      ;
; -2.171 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.990      ; 5.076      ;
; -2.170 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 5.063      ;
; -2.168 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.990      ; 5.073      ;
; -2.165 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.990      ; 5.070      ;
; -2.163 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.977      ; 5.055      ;
; -2.160 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.977      ; 5.052      ;
; -2.153 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 5.046      ;
; -2.127 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 5.020      ;
; -2.119 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 5.012      ;
; -2.119 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 5.012      ;
; -2.113 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.990      ; 5.018      ;
; -2.112 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 5.005      ;
; -2.111 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 5.004      ;
; -2.111 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.977      ; 5.003      ;
; -2.110 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.990      ; 5.015      ;
; -2.110 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 5.003      ;
; -2.105 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.977      ; 4.997      ;
; -2.103 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.977      ; 4.995      ;
; -2.095 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.977      ; 4.987      ;
; -2.085 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.978      ;
; -2.085 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.978      ;
; -2.085 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.978      ;
; -2.083 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.976      ;
; -2.082 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.975      ;
; -2.078 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.977      ; 4.970      ;
; -2.070 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.980      ; 4.965      ;
; -2.069 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.962      ;
; -2.065 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.958      ;
; -2.058 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.977      ; 4.950      ;
; -2.057 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.950      ;
; -2.051 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.944      ;
; -2.048 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.941      ;
; -2.047 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.940      ;
; -2.047 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.990      ; 4.952      ;
; -2.045 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.990      ; 4.950      ;
; -2.044 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.937      ;
; -2.036 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.929      ;
; -2.031 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.924      ;
; -2.029 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.984      ; 4.928      ;
; -2.029 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.922      ;
; -2.028 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.921      ;
; -2.025 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.990      ; 4.930      ;
; -2.024 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.990      ; 4.929      ;
; -2.020 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.988      ; 4.923      ;
; -2.019 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.984      ; 4.918      ;
; -2.018 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.911      ;
; -2.012 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.905      ;
; -2.010 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.990      ; 4.915      ;
; -2.008 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.977      ; 4.900      ;
; -2.006 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.990      ; 4.911      ;
; -2.002 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.986      ; 4.903      ;
; -2.000 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.893      ;
; -1.991 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.884      ;
; -1.991 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.990      ; 4.896      ;
; -1.990 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.977      ; 4.882      ;
; -1.989 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.987      ; 4.891      ;
; -1.987 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.880      ;
; -1.986 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.879      ;
; -1.985 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.977      ; 4.877      ;
; -1.982 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.990      ; 4.887      ;
; -1.968 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.987      ; 4.870      ;
; -1.965 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.858      ;
; -1.963 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.983      ; 4.861      ;
; -1.962 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.986      ; 4.863      ;
; -1.960 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.990      ; 4.865      ;
; -1.958 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.985      ; 4.858      ;
; -1.957 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.990      ; 4.862      ;
; -1.956 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.990      ; 4.861      ;
; -1.954 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.986      ; 4.855      ;
; -1.954 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.847      ;
; -1.952 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.977      ; 4.844      ;
; -1.950 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.987      ; 4.852      ;
; -1.949 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.990      ; 4.854      ;
; -1.946 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.839      ;
; -1.942 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[46]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 2.207      ; 5.064      ;
; -1.942 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.985      ; 4.842      ;
; -1.939 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.832      ;
; -1.936 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.987      ; 4.838      ;
; -1.934 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.985      ; 4.834      ;
; -1.934 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.990      ; 4.839      ;
; -1.932 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.980      ; 4.827      ;
; -1.932 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.977      ; 4.824      ;
; -1.930 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.985      ; 4.830      ;
; -1.926 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.987      ; 4.828      ;
; -1.926 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.819      ;
; -1.925 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.987      ; 4.827      ;
; -1.925 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.990      ; 4.830      ;
; -1.925 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.980      ; 4.820      ;
; -1.925 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.978      ; 4.818      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'LED:led|LedCtrl:ledCtrl|shiftClk[1]'                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                       ; Launch Clock                 ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+
; -2.273 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.978      ; 5.166      ;
; -2.230 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.978      ; 5.123      ;
; -2.219 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.966      ; 5.100      ;
; -2.189 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 5.078      ;
; -2.187 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 5.074      ;
; -2.174 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.966      ; 5.055      ;
; -2.165 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.978      ; 5.058      ;
; -2.161 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.975      ; 5.051      ;
; -2.157 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.978      ; 5.050      ;
; -2.147 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 5.036      ;
; -2.142 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.966      ; 5.023      ;
; -2.134 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 5.023      ;
; -2.128 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.978      ; 5.021      ;
; -2.127 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.966      ; 5.008      ;
; -2.125 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 5.014      ;
; -2.124 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.975      ; 5.014      ;
; -2.124 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.966      ; 5.005      ;
; -2.115 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 5.004      ;
; -2.114 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 5.001      ;
; -2.107 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.975      ; 4.997      ;
; -2.106 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.966      ; 4.987      ;
; -2.099 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 4.988      ;
; -2.098 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.985      ;
; -2.098 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.975      ; 4.988      ;
; -2.095 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.966      ; 4.976      ;
; -2.088 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.975      ;
; -2.081 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.975      ; 4.971      ;
; -2.080 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.967      ;
; -2.078 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 4.967      ;
; -2.076 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 4.965      ;
; -2.075 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.975      ; 4.965      ;
; -2.075 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.966      ; 4.956      ;
; -2.072 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.975      ; 4.962      ;
; -2.060 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 4.949      ;
; -2.059 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.966      ; 4.940      ;
; -2.055 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.966      ; 4.936      ;
; -2.055 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 4.944      ;
; -2.054 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.966      ; 4.935      ;
; -2.053 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.940      ;
; -2.051 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 4.940      ;
; -2.050 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.975      ; 4.940      ;
; -2.049 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.967      ; 4.931      ;
; -2.046 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.933      ;
; -2.039 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.975      ; 4.929      ;
; -2.038 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 4.927      ;
; -2.036 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.923      ;
; -2.035 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 4.924      ;
; -2.034 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.921      ;
; -2.031 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.918      ;
; -2.024 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 4.913      ;
; -2.016 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.903      ;
; -2.016 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 4.905      ;
; -2.015 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.966      ; 4.896      ;
; -2.012 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 4.901      ;
; -2.003 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 4.892      ;
; -2.003 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.890      ;
; -2.003 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 4.892      ;
; -2.001 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.975      ; 4.891      ;
; -1.998 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 4.887      ;
; -1.997 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.884      ;
; -1.996 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 4.885      ;
; -1.993 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.880      ;
; -1.993 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 4.882      ;
; -1.992 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.879      ;
; -1.991 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.975      ; 4.881      ;
; -1.990 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.975      ; 4.880      ;
; -1.989 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 4.878      ;
; -1.988 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.968      ; 4.871      ;
; -1.988 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.875      ;
; -1.985 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.872      ;
; -1.981 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.978      ; 4.874      ;
; -1.981 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 4.870      ;
; -1.979 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.966      ; 4.860      ;
; -1.976 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 4.865      ;
; -1.966 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.975      ; 4.856      ;
; -1.965 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.978      ; 4.858      ;
; -1.962 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.849      ;
; -1.958 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.845      ;
; -1.953 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.840      ;
; -1.952 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.839      ;
; -1.949 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 4.838      ;
; -1.949 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 4.838      ;
; -1.948 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.835      ;
; -1.947 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.834      ;
; -1.944 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 4.833      ;
; -1.941 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.975      ; 4.831      ;
; -1.940 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.827      ;
; -1.939 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.975      ; 4.829      ;
; -1.928 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.815      ;
; -1.928 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.815      ;
; -1.925 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.974      ; 4.814      ;
; -1.924 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.966      ; 4.805      ;
; -1.924 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.978      ; 4.817      ;
; -1.923 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.975      ; 4.813      ;
; -1.921 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.808      ;
; -1.921 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.808      ;
; -1.920 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.978      ; 4.813      ;
; -1.920 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.972      ; 4.807      ;
; -1.919 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 2.198      ; 5.032      ;
; -1.919 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.966      ; 4.800      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'LED:led|LedCtrl:ledCtrl|shiftClk[0]'                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                       ; Launch Clock                 ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+
; -2.099 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.973      ; 4.987      ;
; -2.081 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.969      ; 4.965      ;
; -2.081 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.970      ;
; -2.070 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.959      ;
; -2.033 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.973      ; 4.921      ;
; -2.019 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.908      ;
; -2.005 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.894      ;
; -1.985 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.972      ; 4.872      ;
; -1.967 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.856      ;
; -1.964 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.977      ; 4.856      ;
; -1.954 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.969      ; 4.838      ;
; -1.951 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.840      ;
; -1.948 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.837      ;
; -1.948 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.973      ; 4.836      ;
; -1.943 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.832      ;
; -1.943 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.976      ; 4.834      ;
; -1.936 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.969      ; 4.820      ;
; -1.932 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.976      ; 4.823      ;
; -1.929 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.969      ; 4.813      ;
; -1.927 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.973      ; 4.815      ;
; -1.923 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.812      ;
; -1.906 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.973      ; 4.794      ;
; -1.902 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.979      ; 4.796      ;
; -1.900 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.972      ; 4.787      ;
; -1.900 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.789      ;
; -1.893 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.782      ;
; -1.877 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.979      ; 4.771      ;
; -1.876 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.765      ;
; -1.874 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.979      ; 4.768      ;
; -1.871 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.979      ; 4.765      ;
; -1.871 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.760      ;
; -1.869 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.977      ; 4.761      ;
; -1.868 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.757      ;
; -1.867 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.976      ; 4.758      ;
; -1.859 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.972      ; 4.746      ;
; -1.856 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.973      ; 4.744      ;
; -1.850 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.739      ;
; -1.849 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.972      ; 4.736      ;
; -1.849 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.972      ; 4.736      ;
; -1.848 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.972      ; 4.735      ;
; -1.847 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.736      ;
; -1.847 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.966      ; 4.728      ;
; -1.847 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.976      ; 4.738      ;
; -1.846 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.979      ; 4.740      ;
; -1.844 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.733      ;
; -1.841 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.730      ;
; -1.835 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.724      ;
; -1.835 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.973      ; 4.723      ;
; -1.830 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.719      ;
; -1.828 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.973      ; 4.716      ;
; -1.822 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.711      ;
; -1.820 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[46] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.972      ; 4.707      ;
; -1.818 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.979      ; 4.712      ;
; -1.817 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.980      ; 4.712      ;
; -1.816 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.969      ; 4.700      ;
; -1.815 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.973      ; 4.703      ;
; -1.814 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.972      ; 4.701      ;
; -1.812 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.972      ; 4.699      ;
; -1.809 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.979      ; 4.703      ;
; -1.808 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.973      ; 4.696      ;
; -1.806 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.969      ; 4.690      ;
; -1.805 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.694      ;
; -1.804 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.693      ;
; -1.799 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.973      ; 4.687      ;
; -1.799 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.688      ;
; -1.799 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.688      ;
; -1.799 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.972      ; 4.686      ;
; -1.797 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.980      ; 4.692      ;
; -1.797 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.972      ; 4.684      ;
; -1.796 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.976      ; 4.687      ;
; -1.796 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.980      ; 4.691      ;
; -1.793 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.682      ;
; -1.791 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.969      ; 4.675      ;
; -1.790 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.679      ;
; -1.789 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.967      ; 4.671      ;
; -1.789 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.979      ; 4.683      ;
; -1.788 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.976      ; 4.679      ;
; -1.786 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.979      ; 4.680      ;
; -1.784 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.673      ;
; -1.784 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.973      ; 4.672      ;
; -1.783 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.976      ; 4.674      ;
; -1.782 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.671      ;
; -1.781 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.670      ;
; -1.780 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.669      ;
; -1.779 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.668      ;
; -1.777 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.972      ; 4.664      ;
; -1.774 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.663      ;
; -1.772 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.973      ; 4.660      ;
; -1.772 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.979      ; 4.666      ;
; -1.770 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.659      ;
; -1.769 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.972      ; 4.656      ;
; -1.769 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[46] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.972      ; 4.656      ;
; -1.766 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.979      ; 4.660      ;
; -1.766 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.969      ; 4.650      ;
; -1.766 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.973      ; 4.654      ;
; -1.765 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.969      ; 4.649      ;
; -1.763 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.972      ; 4.650      ;
; -1.762 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.651      ;
; -1.761 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.976      ; 4.652      ;
; -1.760 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.974      ; 4.649      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                      ;
+--------+-------------------------------------+----------------------------------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                            ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+----------------------------------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; -0.036 ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0]                ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.500        ; -0.099     ; 0.562      ;
; -0.036 ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1]                ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.500        ; -0.099     ; 0.562      ;
; -0.036 ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2]                ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.500        ; -0.099     ; 0.562      ;
; -0.036 ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3]                ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.500        ; -0.099     ; 0.562      ;
; 0.468  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0]                ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; pll|altpll_0|sd1|pll7|clk[1] ; 1.000        ; -0.099     ; 0.558      ;
; 0.468  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1]                ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 1.000        ; -0.099     ; 0.558      ;
; 0.468  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2]                ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; pll|altpll_0|sd1|pll7|clk[1] ; 1.000        ; -0.099     ; 0.558      ;
; 0.468  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3]                ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; pll|altpll_0|sd1|pll7|clk[1] ; 1.000        ; -0.099     ; 0.558      ;
; 1.523  ; LED:led|ledCmdStart_SDRAM           ; LED:led|ledCmdStart_pipe                           ; pll|altpll_0|sd1|pll7|clk[0]        ; pll|altpll_0|sd1|pll7|clk[1] ; 2.778        ; -0.131     ; 1.119      ;
; 19.012 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftCnt[5]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.019     ; 3.924      ;
; 19.012 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftCnt[0]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.019     ; 3.924      ;
; 19.012 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftCnt[1]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.019     ; 3.924      ;
; 19.012 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftCnt[2]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.019     ; 3.924      ;
; 19.012 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftCnt[3]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.019     ; 3.924      ;
; 19.012 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftCnt[4]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.019     ; 3.924      ;
; 19.101 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cntEven[0]                 ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.032     ; 3.822      ;
; 19.101 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cntEven[1]                 ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.032     ; 3.822      ;
; 19.101 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cntEven[2]                 ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.032     ; 3.822      ;
; 19.101 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cntEven[3]                 ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.032     ; 3.822      ;
; 19.101 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cntEven[4]                 ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.032     ; 3.822      ;
; 19.240 ; LED:led|LedCtrl:ledCtrl|load[2]     ; LED:led|LedCtrl:ledCtrl|load[2]                    ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.055     ; 5.700      ;
; 19.622 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cnt[4]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.020     ; 3.313      ;
; 19.622 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cnt[0]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.020     ; 3.313      ;
; 19.622 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cnt[1]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.020     ; 3.313      ;
; 19.622 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cnt[2]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.020     ; 3.313      ;
; 19.622 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cnt[3]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.020     ; 3.313      ;
; 19.650 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftClk[3]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.037     ; 3.268      ;
; 19.650 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|load[3]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.037     ; 3.268      ;
; 19.650 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftClk[2]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.037     ; 3.268      ;
; 19.650 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftClk[1]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.037     ; 3.268      ;
; 19.650 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|load[1]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.037     ; 3.268      ;
; 19.650 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftClk[0]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.037     ; 3.268      ;
; 19.650 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|load[0]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.037     ; 3.268      ;
; 19.740 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|hi[0]                      ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.032     ; 3.183      ;
; 19.740 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|hi[1]                      ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.032     ; 3.183      ;
; 19.767 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|data[7]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 3.164      ;
; 19.767 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|data[4]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 3.164      ;
; 19.813 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[0]    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 3.118      ;
; 19.813 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[7]    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 3.118      ;
; 19.813 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[2]    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 3.118      ;
; 19.813 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[1]    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 3.118      ;
; 19.813 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[4]    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 3.118      ;
; 19.813 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[5]    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 3.118      ;
; 19.813 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[3]    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 3.118      ;
; 19.813 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[6]    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 3.118      ;
; 19.827 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[1]   ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.025     ; 3.103      ;
; 19.827 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]   ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.025     ; 3.103      ;
; 19.827 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[3]   ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.025     ; 3.103      ;
; 19.827 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[0]   ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.025     ; 3.103      ;
; 19.827 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[2]   ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.025     ; 3.103      ;
; 19.953 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.00 ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.025     ; 2.977      ;
; 19.961 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.1001               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.037     ; 2.957      ;
; 20.009 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|cntTLC5955[0]              ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.922      ;
; 20.009 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|cntTLC5955[1]              ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.922      ;
; 20.027 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|len[2]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.904      ;
; 20.027 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|data[5]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.904      ;
; 20.048 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|cnt[0]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.883      ;
; 20.048 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|cnt[3]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.883      ;
; 20.048 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|cnt[1]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.883      ;
; 20.048 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|cnt[2]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.883      ;
; 20.048 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|cnt[5]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.883      ;
; 20.048 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|cnt[4]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.883      ;
; 20.117 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|SCLK                       ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.032     ; 2.806      ;
; 20.117 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.0011               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.032     ; 2.806      ;
; 20.117 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.0001               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.032     ; 2.806      ;
; 20.117 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|LAT                        ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.032     ; 2.806      ;
; 20.140 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.0010               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.032     ; 2.783      ;
; 20.227 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.1000               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.704      ;
; 20.229 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.020     ; 2.706      ;
; 20.266 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.0000               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.020     ; 2.669      ;
; 20.295 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|data[2]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.636      ;
; 20.295 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|start                      ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.636      ;
; 20.297 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|busy                       ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.031     ; 2.627      ;
; 20.319 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.0110               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.020     ; 2.616      ;
; 20.325 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.0111               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.020     ; 2.610      ;
; 20.338 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|len[0]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.593      ;
; 20.357 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|load[2]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.032     ; 2.566      ;
; 20.374 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01 ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.557      ;
; 20.374 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|DONE       ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.557      ;
; 20.374 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|LAT                        ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.557      ;
; 20.427 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.1010               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.032     ; 2.496      ;
; 20.514 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|data[6]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.417      ;
; 20.514 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|data[3]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.417      ;
; 20.514 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|data[1]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.417      ;
; 20.514 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|data[0]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.417      ;
; 20.564 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|SCLK       ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.367      ;
; 20.568 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.1001               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.363      ;
; 20.607 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|initDone                   ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.324      ;
; 20.607 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.1010               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.324      ;
; 20.607 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.0001               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.324      ;
; 20.607 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.0101               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.324      ;
; 20.607 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.0100               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.324      ;
; 20.607 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|controlSentOnce            ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.324      ;
; 20.618 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.0110               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.313      ;
; 20.618 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.0010               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.313      ;
; 20.618 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.0011               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.313      ;
; 20.618 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.0111               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.313      ;
; 20.620 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.0000               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.024     ; 2.311      ;
; 20.627 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.0100               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.020     ; 2.308      ;
; 20.737 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.10 ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -2.025     ; 2.193      ;
+--------+-------------------------------------+----------------------------------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.989 ; LED:led|LedCtrl:ledCtrl|busy                                                                                ; LED:led|state[2]                              ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; 2.777        ; -0.131     ; 1.652      ;
; 1.177 ; LED:led|LedCtrl:ledCtrl|busy                                                                                ; LED:led|state[0]                              ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; 2.777        ; -0.138     ; 1.457      ;
; 1.529 ; LED:led|LedCtrl:ledCtrl|busy                                                                                ; LED:led|ledCmdStart_SDRAM                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; 2.777        ; -0.131     ; 1.112      ;
; 1.638 ; LED:led|ledCmdStart_SPI                                                                                     ; LED:led|ledCmdStart_ack_pipe                  ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; 2.777        ; -0.143     ; 0.991      ;
; 3.495 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.064     ; 7.455      ;
; 3.673 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.077     ; 7.266      ;
; 3.748 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.065     ; 7.201      ;
; 3.838 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.079     ; 7.099      ;
; 3.856 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.065     ; 7.093      ;
; 3.928 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.066     ; 7.020      ;
; 3.955 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.066     ; 6.993      ;
; 4.103 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[35] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 6.844      ;
; 4.112 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.066     ; 6.836      ;
; 4.117 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[36] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.066     ; 6.831      ;
; 4.133 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 6.813      ;
; 4.141 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[41] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.066     ; 6.807      ;
; 4.281 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[35] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.080     ; 6.655      ;
; 4.289 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[38] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 6.658      ;
; 4.290 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.079     ; 6.647      ;
; 4.295 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[36] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.079     ; 6.642      ;
; 4.304 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[1]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.096     ; 6.616      ;
; 4.319 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[41] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.079     ; 6.618      ;
; 4.332 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.086     ; 6.598      ;
; 4.356 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[35] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 6.590      ;
; 4.358 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[1]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.066     ; 6.590      ;
; 4.365 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 6.582      ;
; 4.370 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 6.577      ;
; 4.370 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[36] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 6.577      ;
; 4.393 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[28] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.070     ; 6.551      ;
; 4.394 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[41] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 6.553      ;
; 4.398 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.096     ; 6.522      ;
; 4.412 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[10]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.065     ; 6.537      ;
; 4.417 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 6.530      ;
; 4.430 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[37] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 6.517      ;
; 4.430 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.059     ; 6.525      ;
; 4.445 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 6.502      ;
; 4.446 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[35] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.082     ; 6.488      ;
; 4.455 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.081     ; 6.480      ;
; 4.460 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[36] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.081     ; 6.475      ;
; 4.464 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[35] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 6.482      ;
; 4.473 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 6.474      ;
; 4.475 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[6]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.075     ; 6.466      ;
; 4.476 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.059     ; 6.479      ;
; 4.478 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[36] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 6.469      ;
; 4.479 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[29] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.070     ; 6.465      ;
; 4.484 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[41] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.081     ; 6.451      ;
; 4.498 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[34] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.059     ; 6.457      ;
; 4.500 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[38] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.080     ; 6.436      ;
; 4.502 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[41] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 6.445      ;
; 4.512 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[39] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 6.435      ;
; 4.528 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 6.419      ;
; 4.536 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[35] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 6.409      ;
; 4.539 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.108     ; 6.345      ;
; 4.539 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.108     ; 6.345      ;
; 4.542 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[38] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 6.404      ;
; 4.543 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[32] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.059     ; 6.412      ;
; 4.545 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 6.401      ;
; 4.550 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[36] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 6.396      ;
; 4.563 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[35] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 6.382      ;
; 4.571 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[28] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.083     ; 6.362      ;
; 4.572 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 6.374      ;
; 4.574 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[41] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 6.372      ;
; 4.577 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[36] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 6.369      ;
; 4.593 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[37] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 6.354      ;
; 4.601 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[41] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 6.345      ;
; 4.603 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[13]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.065     ; 6.346      ;
; 4.603 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[38] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 6.344      ;
; 4.623 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.080     ; 6.313      ;
; 4.641 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[38] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.082     ; 6.293      ;
; 4.643 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.070     ; 6.301      ;
; 4.644 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[37] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.080     ; 6.292      ;
; 4.644 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.072     ; 6.300      ;
; 4.646 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[28] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.071     ; 6.297      ;
; 4.647 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[34] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.059     ; 6.308      ;
; 4.654 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.072     ; 6.290      ;
; 4.657 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[29] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.083     ; 6.276      ;
; 4.663 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[38] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 6.283      ;
; 4.666 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.059     ; 6.289      ;
; 4.673 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 6.274      ;
; 4.683 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[37] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 6.263      ;
; 4.683 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.060     ; 6.271      ;
; 4.690 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[39] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.080     ; 6.246      ;
; 4.690 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[34] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.072     ; 6.254      ;
; 4.698 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 6.248      ;
; 4.698 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[39] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 6.249      ;
; 4.719 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.059     ; 6.236      ;
; 4.727 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[30] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.059     ; 6.228      ;
; 4.729 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[38] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 6.216      ;
; 4.729 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.060     ; 6.225      ;
; 4.732 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[29] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.071     ; 6.211      ;
; 4.736 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[28] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.085     ; 6.195      ;
; 4.741 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[35] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.071     ; 6.202      ;
; 4.750 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.070     ; 6.194      ;
; 4.751 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[34] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.060     ; 6.203      ;
; 4.754 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[28] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.071     ; 6.189      ;
; 4.755 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[36] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.070     ; 6.189      ;
; 4.757 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[32] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.072     ; 6.187      ;
; 4.765 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[39] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 6.181      ;
; 4.772 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[1]        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.079     ; 6.165      ;
; 4.777 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[38] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 6.168      ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_10M'                                                                                      ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; 97.958 ; LED:led|mag          ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 1.982      ;
; 98.098 ; LED:led|magFilter[1] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 1.842      ;
; 98.253 ; LED:led|magFilter[5] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 1.687      ;
; 98.264 ; LED:led|magFilter[3] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 1.676      ;
; 98.361 ; LED:led|magFilter[0] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 1.579      ;
; 98.367 ; LED:led|magFilter[4] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 1.573      ;
; 98.419 ; LED:led|magFilter[6] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 1.521      ;
; 98.518 ; LED:led|magFilter[2] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 1.422      ;
; 98.688 ; LED:led|magFilter[7] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 1.252      ;
; 98.932 ; Reset:reset|cnt[0]   ; Reset:reset|nReset   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 1.008      ;
; 98.961 ; Reset:reset|cnt[2]   ; Reset:reset|nReset   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.979      ;
; 98.981 ; Reset:reset|cnt[1]   ; Reset:reset|cnt[2]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.959      ;
; 99.046 ; Reset:reset|cnt[0]   ; Reset:reset|cnt[1]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.894      ;
; 99.062 ; Reset:reset|cnt[1]   ; Reset:reset|nReset   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.878      ;
; 99.076 ; LED:led|magFilter[6] ; LED:led|magFilter[7] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.864      ;
; 99.096 ; Reset:reset|cnt[1]   ; Reset:reset|cnt[0]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.844      ;
; 99.173 ; Reset:reset|cnt[0]   ; Reset:reset|cnt[2]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.767      ;
; 99.176 ; Reset:reset|cnt[2]   ; Reset:reset|cnt[1]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.764      ;
; 99.178 ; Reset:reset|cnt[2]   ; Reset:reset|cnt[0]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.762      ;
; 99.179 ; LED:led|magFilter[5] ; LED:led|magFilter[6] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.761      ;
; 99.181 ; LED:led|magFilter[1] ; LED:led|magFilter[2] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.759      ;
; 99.209 ; LED:led|magFilter[2] ; LED:led|magFilter[3] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.731      ;
; 99.321 ; LED:led|magFilter[0] ; LED:led|magFilter[1] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.619      ;
; 99.322 ; LED:led|magFilter[4] ; LED:led|magFilter[5] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.618      ;
; 99.322 ; LED:led|magFilter[3] ; LED:led|magFilter[4] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.618      ;
; 99.357 ; Reset:reset|cnt[1]   ; Reset:reset|cnt[1]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.583      ;
; 99.357 ; Reset:reset|cnt[0]   ; Reset:reset|cnt[0]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.583      ;
; 99.378 ; Reset:reset|cnt[2]   ; Reset:reset|cnt[2]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.055     ; 0.562      ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                                                                                                  ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; -0.165 ; LED:led|LedCtrl:ledCtrl|shiftClk[0]                ; LED:led|LedCtrl:ledCtrl|shiftClk[0]                                                                                      ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.259      ; 0.518      ;
; -0.165 ; LED:led|LedCtrl:ledCtrl|shiftClk[1]                ; LED:led|LedCtrl:ledCtrl|shiftClk[1]                                                                                      ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.259      ; 0.518      ;
; -0.165 ; LED:led|LedCtrl:ledCtrl|shiftClk[2]                ; LED:led|LedCtrl:ledCtrl|shiftClk[2]                                                                                      ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.259      ; 0.518      ;
; -0.165 ; LED:led|LedCtrl:ledCtrl|shiftClk[3]                ; LED:led|LedCtrl:ledCtrl|shiftClk[3]                                                                                      ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.259      ; 0.518      ;
; 0.311  ; LED:led|InitLed:initLed|initDone                   ; LED:led|InitLed:initLed|initDone                                                                                         ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; LED:led|InitLed:initLed|i_state.0100               ; LED:led|InitLed:initLed|i_state.0100                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; LED:led|InitLed:initLed|i_state.0101               ; LED:led|InitLed:initLed|i_state.0101                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; LED:led|InitLed:initLed|i_state.0001               ; LED:led|InitLed:initLed|i_state.0001                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; LED:led|InitLed:initLed|i_state.1010               ; LED:led|InitLed:initLed|i_state.1010                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; LED:led|InitLed:initLed|controlSentOnce            ; LED:led|InitLed:initLed|controlSentOnce                                                                                  ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; LED:led|LedCtrl:ledCtrl|m_state.0000               ; LED:led|LedCtrl:ledCtrl|m_state.0000                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312  ; LED:led|InitLed:initLed|cntTLC5955[0]              ; LED:led|InitLed:initLed|cntTLC5955[0]                                                                                    ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; LED:led|InitLed:initLed|cntTLC5955[1]              ; LED:led|InitLed:initLed|cntTLC5955[1]                                                                                    ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; LED:led|InitLed:initLed|len[0]                     ; LED:led|InitLed:initLed|len[0]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; LED:led|InitLed:initLed|data[1]                    ; LED:led|InitLed:initLed|data[1]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; LED:led|InitLed:initLed|data[2]                    ; LED:led|InitLed:initLed|data[2]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; LED:led|InitLed:initLed|data[0]                    ; LED:led|InitLed:initLed|data[0]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; LED:led|InitLed:initLed|LAT                        ; LED:led|InitLed:initLed|LAT                                                                                              ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; LED:led|InitLed:initLed|i_state.0111               ; LED:led|InitLed:initLed|i_state.0111                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; LED:led|InitLed:initLed|start                      ; LED:led|InitLed:initLed|start                                                                                            ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; LED:led|InitLed:initLed|i_state.0110               ; LED:led|InitLed:initLed|i_state.0110                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; LED:led|InitLed:initLed|i_state.0010               ; LED:led|InitLed:initLed|i_state.0010                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; LED:led|InitLed:initLed|i_state.0011               ; LED:led|InitLed:initLed|i_state.0011                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; LED:led|LedCtrl:ledCtrl|load[3]                    ; LED:led|LedCtrl:ledCtrl|load[3]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; LED:led|LedCtrl:ledCtrl|load[1]                    ; LED:led|LedCtrl:ledCtrl|load[1]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; LED:led|LedCtrl:ledCtrl|load[0]                    ; LED:led|LedCtrl:ledCtrl|load[0]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; LED:led|LedCtrl:ledCtrl|SCLK                       ; LED:led|LedCtrl:ledCtrl|SCLK                                                                                             ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; LED:led|LedCtrl:ledCtrl|hi[1]                      ; LED:led|LedCtrl:ledCtrl|hi[1]                                                                                            ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320  ; LED:led|LedCtrl:ledCtrl|hi[0]                      ; LED:led|LedCtrl:ledCtrl|hi[0]                                                                                            ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 0.328  ; LED:led|LedCtrl:ledCtrl|shiftClk[0]                ; LED:led|LedCtrl:ledCtrl|shiftClk[0]                                                                                      ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; pll|altpll_0|sd1|pll7|clk[1] ; -0.500       ; 0.259      ; 0.511      ;
; 0.328  ; LED:led|LedCtrl:ledCtrl|shiftClk[1]                ; LED:led|LedCtrl:ledCtrl|shiftClk[1]                                                                                      ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; -0.500       ; 0.259      ; 0.511      ;
; 0.328  ; LED:led|LedCtrl:ledCtrl|shiftClk[2]                ; LED:led|LedCtrl:ledCtrl|shiftClk[2]                                                                                      ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; pll|altpll_0|sd1|pll7|clk[1] ; -0.500       ; 0.259      ; 0.511      ;
; 0.328  ; LED:led|LedCtrl:ledCtrl|shiftClk[3]                ; LED:led|LedCtrl:ledCtrl|shiftClk[3]                                                                                      ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; pll|altpll_0|sd1|pll7|clk[1] ; -0.500       ; 0.259      ; 0.511      ;
; 0.337  ; LED:led|LedCtrl:ledCtrl|shiftCnt[5]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[5]                                                                                      ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.536      ;
; 0.338  ; LED:led|ledCmdStart_pipe                           ; LED:led|ledCmdStart_SPI                                                                                                  ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339  ; LED:led|LedCtrl:ledCtrl|m_state.1010               ; LED:led|LedCtrl:ledCtrl|m_state.0010                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339  ; LED:led|LedCtrl:ledCtrl|m_state.0110               ; LED:led|LedCtrl:ledCtrl|m_state.0111                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.539      ;
; 0.349  ; LED:led|InitLed:initLed|cntTLC5955[0]              ; LED:led|InitLed:initLed|cntTLC5955[1]                                                                                    ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.548      ;
; 0.353  ; LED:led|LedCtrl:ledCtrl|cnt[4]                     ; LED:led|LedCtrl:ledCtrl|cnt[4]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.553      ;
; 0.357  ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01 ; LED:led|InitLed:initLed|TLC5955:tlc5955|SCLK                                                                             ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.556      ;
; 0.357  ; LED:led|ledCmdStart_SPI                            ; LED:led|ledCmdStart_last                                                                                                 ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.556      ;
; 0.360  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]                                                                         ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.559      ;
; 0.369  ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; LED:led|LedCtrl:ledCtrl|m_state.0110                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.569      ;
; 0.369  ; LED:led|ledCmdStart                                ; LED:led|LedCtrl:ledCtrl|m_state.0000                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.569      ;
; 0.371  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.00                                                                       ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.570      ;
; 0.440  ; LED:led|LedCtrl:ledCtrl|m_state.0001               ; LED:led|LedCtrl:ledCtrl|m_state.1010                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.639      ;
; 0.450  ; LED:led|InitLed:initLed|i_state.0000               ; LED:led|InitLed:initLed|data[7]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.650      ;
; 0.451  ; LED:led|InitLed:initLed|i_state.0000               ; LED:led|InitLed:initLed|data[4]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.651      ;
; 0.465  ; LED:led|InitLed:initLed|data[0]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[0]                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.664      ;
; 0.465  ; LED:led|ledCmdStart_last                           ; LED:led|ledCmdStart                                                                                                      ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.664      ;
; 0.466  ; LED:led|InitLed:initLed|data[1]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[1]                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.665      ;
; 0.475  ; LED:led|InitLed:initLed|data[4]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[4]                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.674      ;
; 0.478  ; LED:led|InitLed:initLed|data[3]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[3]                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.677      ;
; 0.481  ; LED:led|InitLed:initLed|data[5]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[5]                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.680      ;
; 0.483  ; LED:led|InitLed:initLed|i_state.1000               ; LED:led|InitLed:initLed|LAT                                                                                              ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.682      ;
; 0.491  ; LED:led|InitLed:initLed|data[6]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[6]                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.690      ;
; 0.501  ; LED:led|LedCtrl:ledCtrl|shiftCnt[3]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[3]                                                                                      ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.700      ;
; 0.501  ; LED:led|LedCtrl:ledCtrl|shiftCnt[1]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[1]                                                                                      ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.700      ;
; 0.502  ; LED:led|InitLed:initLed|controlSentOnce            ; LED:led|InitLed:initLed|i_state.1010                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.702      ;
; 0.504  ; LED:led|LedCtrl:ledCtrl|shiftCnt[2]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[2]                                                                                      ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.703      ;
; 0.505  ; LED:led|LedCtrl:ledCtrl|shiftCnt[4]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[4]                                                                                      ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.704      ;
; 0.508  ; LED:led|InitLed:initLed|cnt[5]                     ; LED:led|InitLed:initLed|cnt[5]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.707      ;
; 0.510  ; LED:led|InitLed:initLed|cnt[3]                     ; LED:led|InitLed:initLed|cnt[3]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.709      ;
; 0.512  ; LED:led|InitLed:initLed|i_state.0110               ; LED:led|InitLed:initLed|data[5]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513  ; LED:led|InitLed:initLed|cnt[2]                     ; LED:led|InitLed:initLed|cnt[2]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513  ; LED:led|InitLed:initLed|i_state.0110               ; LED:led|InitLed:initLed|len[2]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513  ; LED:led|LedCtrl:ledCtrl|cntEven[3]                 ; LED:led|LedCtrl:ledCtrl|cntEven[3]                                                                                       ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.712      ;
; 0.514  ; LED:led|InitLed:initLed|i_state.1010               ; LED:led|InitLed:initLed|initDone                                                                                         ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.714      ;
; 0.514  ; LED:led|LedCtrl:ledCtrl|cntEven[2]                 ; LED:led|LedCtrl:ledCtrl|cntEven[2]                                                                                       ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515  ; LED:led|InitLed:initLed|cnt[1]                     ; LED:led|InitLed:initLed|cnt[1]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515  ; LED:led|LedCtrl:ledCtrl|cntEven[1]                 ; LED:led|LedCtrl:ledCtrl|cntEven[1]                                                                                       ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516  ; LED:led|LedCtrl:ledCtrl|cntEven[4]                 ; LED:led|LedCtrl:ledCtrl|cntEven[4]                                                                                       ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.715      ;
; 0.519  ; LED:led|InitLed:initLed|i_state.0100               ; LED:led|InitLed:initLed|i_state.0101                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.719      ;
; 0.519  ; LED:led|LedCtrl:ledCtrl|shiftCnt[0]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[0]                                                                                      ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.718      ;
; 0.520  ; LED:led|LedCtrl:ledCtrl|cnt[3]                     ; LED:led|LedCtrl:ledCtrl|cnt[3]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.720      ;
; 0.520  ; LED:led|LedCtrl:ledCtrl|cnt[1]                     ; LED:led|LedCtrl:ledCtrl|cnt[1]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.720      ;
; 0.521  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[2]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[2]                                                                         ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.720      ;
; 0.521  ; LED:led|LedCtrl:ledCtrl|hi[0]                      ; LED:led|LedCtrl:ledCtrl|hi[1]                                                                                            ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.720      ;
; 0.523  ; LED:led|InitLed:initLed|cnt[4]                     ; LED:led|InitLed:initLed|cnt[4]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.722      ;
; 0.524  ; LED:led|InitLed:initLed|i_state.1000               ; LED:led|InitLed:initLed|i_state.1001                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.723      ;
; 0.524  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[1]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[1]                                                                         ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.723      ;
; 0.525  ; LED:led|LedCtrl:ledCtrl|cnt[4]                     ; LED:led|LedCtrl:ledCtrl|m_state.0110                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.725      ;
; 0.530  ; LED:led|InitLed:initLed|cnt[0]                     ; LED:led|InitLed:initLed|cnt[0]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.729      ;
; 0.530  ; LED:led|LedCtrl:ledCtrl|cntEven[0]                 ; LED:led|LedCtrl:ledCtrl|cntEven[0]                                                                                       ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.729      ;
; 0.531  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.10                                                                       ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.730      ;
; 0.534  ; LED:led|LedCtrl:ledCtrl|cnt[0]                     ; LED:led|LedCtrl:ledCtrl|cnt[0]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.734      ;
; 0.535  ; LED:led|InitLed:initLed|start                      ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01                                                                       ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.734      ;
; 0.536  ; LED:led|InitLed:initLed|controlSentOnce            ; LED:led|InitLed:initLed|i_state.0000                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.736      ;
; 0.542  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[0]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[0]                                                                         ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.741      ;
; 0.543  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[3]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[3]                                                                         ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.742      ;
; 0.547  ; LED:led|InitLed:initLed|i_state.0000               ; LED:led|InitLed:initLed|i_state.0001                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.747      ;
; 0.548  ; LED:led|InitLed:initLed|i_state.0010               ; LED:led|InitLed:initLed|i_state.0011                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.747      ;
; 0.551  ; LED:led|LedCtrl:ledCtrl|cntEven[0]                 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.283      ; 1.003      ;
; 0.553  ; LED:led|InitLed:initLed|i_state.0100               ; LED:led|InitLed:initLed|data[4]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.753      ;
; 0.581  ; LED:led|LedCtrl:ledCtrl|m_state.1001               ; LED:led|LedCtrl:ledCtrl|load[1]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.780      ;
; 0.582  ; LED:led|LedCtrl:ledCtrl|m_state.1001               ; LED:led|LedCtrl:ledCtrl|load[3]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.781      ;
; 0.585  ; LED:led|LedCtrl:ledCtrl|m_state.1001               ; LED:led|LedCtrl:ledCtrl|load[0]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.784      ;
; 0.593  ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; LED:led|LedCtrl:ledCtrl|cnt[3]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.793      ;
; 0.593  ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; LED:led|LedCtrl:ledCtrl|cnt[2]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.793      ;
; 0.593  ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; LED:led|LedCtrl:ledCtrl|cnt[1]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.056      ; 0.793      ;
+--------+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.300 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.311 ; LED:led|TurnTimer:turnTimer|magIdx[2]                                                                                                      ; LED:led|TurnTimer:turnTimer|magIdx[2]                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LED:led|TurnTimer:turnTimer|magIdx[1]                                                                                                      ; LED:led|TurnTimer:turnTimer|magIdx[1]                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LED:led|TurnTimer:turnTimer|magIdx[0]                                                                                                      ; LED:led|TurnTimer:turnTimer|magIdx[0]                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LED:led|TurnTimer:turnTimer|valid                                                                                                          ; LED:led|TurnTimer:turnTimer|valid                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LED:led|TurnTimer:turnTimer|i_state[0]                                                                                                     ; LED:led|TurnTimer:turnTimer|i_state[0]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LED:led|TurnTimer:turnTimer|magValid                                                                                                       ; LED:led|TurnTimer:turnTimer|magValid                                                                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[2]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[2]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; SDRAM:sdram|SDRAM_SDRAM:sdram|ack_refresh_request                                                                                          ; SDRAM:sdram|SDRAM_SDRAM:sdram|ack_refresh_request                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.010000000                                                                                             ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.010000000                                                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; SDRAM:sdram|SDRAM_SDRAM:sdram|active_cs_n                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|active_cs_n                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000001                                                                                            ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000001                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_request                                                                                              ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_request                                                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|state[0]                                                                                                                           ; LED:led|state[0]                                                                                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|state[2]                                                                                                                           ; LED:led|state[2]                                                                                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|rowChangeAck                                                                                                                       ; LED:led|rowChangeAck                                                                                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; burstCnt[1]                                                                                                                                ; burstCnt[1]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; burstCnt[2]                                                                                                                                ; burstCnt[2]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; m_state[0]                                                                                                                                 ; m_state[0]                                                                                                                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[1]                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[1]                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; writeCnt[3]                                                                                                                                ; writeCnt[3]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; writeCnt[2]                                                                                                                                ; writeCnt[2]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; writeCnt[1]                                                                                                                                ; writeCnt[1]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[0]                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[0]                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|wr_address                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|wr_address                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; readRequestCnt[2]                                                                                                                          ; readRequestCnt[2]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; readRequestCnt[1]                                                                                                                          ; readRequestCnt[1]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; readRequestCnt[3]                                                                                                                          ; readRequestCnt[3]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.100000000                                                                                            ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.100000000                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[1]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[1]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000100000                                                                                            ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000100000                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|init_done                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|init_done                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[2]                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[2]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[0]                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[0]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[1]                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[1]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.010                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.010                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[1]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[1]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[2]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[2]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LED:led|TurnTimer:turnTimer|rowChange                                                                                                      ; LED:led|TurnTimer:turnTimer|rowChange                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; burstCnt[0]                                                                                                                                ; burstCnt[0]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; writeCnt[0]                                                                                                                                ; writeCnt[0]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; readRequestCnt[0]                                                                                                                          ; readRequestCnt[0]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.326 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[1] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[1] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.539      ;
; 0.327 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[6] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[6] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.540      ;
; 0.328 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[4] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[4] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.540      ;
; 0.335 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[3] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|dffpipe_1v8:rs_bwp|dffe13a[2]                               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.534      ;
; 0.335 ; writeCnt[2]                                                                                                                                ; writeCnt[3]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.534      ;
; 0.338 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[3] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|dffpipe_1v8:rs_bwp|dffe13a[3]                               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[2] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[2] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[0] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[0] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; LED:led|TurnTimer:turnTimer|magIdx[0]                                                                                                      ; LED:led|TurnTimer:turnTimer|magIdx[2]                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; LED:led|ledCmdStart_ack_pipe                                                                                                               ; LED:led|ledCmdStart_ack                                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; readRequestCnt[0]                                                                                                                          ; readRequestCnt[2]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; LED:led|TurnTimer:turnTimer|magIdx[0]                                                                                                      ; LED:led|TurnTimer:turnTimer|magIdx[1]                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.542      ;
; 0.343 ; writeWordAddress[21]                                                                                                                       ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[39]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; LED:led|readData_d[2]                                                                                                                      ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a0~porta_datain_reg0                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.349      ; 0.862      ;
; 0.344 ; writeWordAddress[20]                                                                                                                       ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[38]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; writeWordAddress[17]                                                                                                                       ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[35]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; LED:led|addressOdd[22]                                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[40]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; LED:led|addressOdd[6]                                                                                                                      ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[24]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; readRequestCnt[0]                                                                                                                          ; readRequestCnt[1]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; LED:led|TurnTimer:turnTimer|rowChange1                                                                                                     ; LED:led|TurnTimer:turnTimer|rowChange                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; writeWordAddress[10]                                                                                                                       ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[28]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.545      ;
; 0.348 ; LED:led|bufAddress[6]                                                                                                                      ; LED:led|bufAddress[6]                                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.547      ;
; 0.351 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.551      ;
; 0.354 ; writeCnt[1]                                                                                                                                ; writeCnt[2]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.553      ;
; 0.391 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.111                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.590      ;
; 0.392 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.591      ;
; 0.394 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[0]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.593      ;
; 0.394 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[1]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.593      ;
; 0.395 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.594      ;
; 0.397 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.596      ;
; 0.397 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.596      ;
; 0.403 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.111                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.602      ;
; 0.405 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.604      ;
; 0.419 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[2]                 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.619      ;
; 0.432 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[23]                                ; SDRAM:sdram|SDRAM_SDRAM:sdram|active_addr[5]                                                                                               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.631      ;
; 0.433 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[1]~_Duplicate_1                                                                                        ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[0]                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.633      ;
; 0.437 ; writeWordAddress[7]                                                                                                                        ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[25]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.637      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_10M'                                                                                      ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; Reset:reset|cnt[1]   ; Reset:reset|cnt[1]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Reset:reset|cnt[2]   ; Reset:reset|cnt[2]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; Reset:reset|cnt[0]   ; Reset:reset|cnt[0]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.519      ;
; 0.344 ; LED:led|magFilter[4] ; LED:led|magFilter[5] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; LED:led|magFilter[3] ; LED:led|magFilter[4] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.543      ;
; 0.346 ; LED:led|magFilter[0] ; LED:led|magFilter[1] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.545      ;
; 0.471 ; LED:led|magFilter[2] ; LED:led|magFilter[3] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.670      ;
; 0.472 ; LED:led|magFilter[1] ; LED:led|magFilter[2] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.671      ;
; 0.474 ; LED:led|magFilter[5] ; LED:led|magFilter[6] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.673      ;
; 0.501 ; Reset:reset|cnt[2]   ; Reset:reset|cnt[0]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.700      ;
; 0.505 ; Reset:reset|cnt[2]   ; Reset:reset|cnt[1]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.704      ;
; 0.507 ; Reset:reset|cnt[0]   ; Reset:reset|cnt[2]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.706      ;
; 0.515 ; Reset:reset|cnt[1]   ; Reset:reset|cnt[0]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.714      ;
; 0.517 ; Reset:reset|cnt[0]   ; Reset:reset|cnt[1]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.716      ;
; 0.591 ; Reset:reset|cnt[1]   ; Reset:reset|nReset   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.790      ;
; 0.599 ; LED:led|magFilter[6] ; LED:led|magFilter[7] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.798      ;
; 0.635 ; Reset:reset|cnt[2]   ; Reset:reset|nReset   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.834      ;
; 0.658 ; Reset:reset|cnt[1]   ; Reset:reset|cnt[2]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.857      ;
; 0.682 ; Reset:reset|cnt[0]   ; Reset:reset|nReset   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 0.881      ;
; 0.918 ; LED:led|mag          ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 1.117      ;
; 0.982 ; LED:led|magFilter[7] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 1.181      ;
; 1.074 ; LED:led|magFilter[2] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 1.273      ;
; 1.154 ; LED:led|magFilter[6] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 1.353      ;
; 1.169 ; LED:led|magFilter[4] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 1.368      ;
; 1.181 ; LED:led|magFilter[0] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 1.380      ;
; 1.270 ; LED:led|magFilter[5] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 1.469      ;
; 1.270 ; LED:led|magFilter[3] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 1.469      ;
; 1.353 ; LED:led|magFilter[1] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.055      ; 1.552      ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PIXCLK'                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.316 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.281      ; 0.741      ;
; 0.329 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[7]                                        ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.414      ; 0.887      ;
; 0.333 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|v_state.01                                                                                                          ; DVI:dvi|v_state.01                                                                                                                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|v_state.00                                                                                                          ; DVI:dvi|v_state.00                                                                                                                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|refreshCnt[0]                                                                                                       ; DVI:dvi|refreshCnt[0]                                                                                                                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|refreshCnt[1]                                                                                                       ; DVI:dvi|refreshCnt[1]                                                                                                                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|vsyncFound                                                                                                          ; DVI:dvi|vsyncFound                                                                                                                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; DVI:dvi|refreshCnt[2]                                                                                                       ; DVI:dvi|refreshCnt[2]                                                                                                                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.511      ;
; 0.363 ; DVI:dvi|v_state.01                                                                                                          ; DVI:dvi|v_state.10                                                                                                                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.546      ;
; 0.378 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.279      ; 0.826      ;
; 0.383 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.265      ; 0.817      ;
; 0.401 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.279      ; 0.849      ;
; 0.420 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.265      ; 0.854      ;
; 0.420 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.265      ; 0.854      ;
; 0.453 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[8]                                        ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.295      ; 0.892      ;
; 0.469 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.650      ;
; 0.469 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.650      ;
; 0.485 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9          ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.295      ; 0.924      ;
; 0.504 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9          ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.080      ; 0.728      ;
; 0.515 ; DVI:dvi|yCnt[2]                                                                                                             ; DVI:dvi|yCnt[2]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.693      ;
; 0.515 ; DVI:dvi|yCnt[5]                                                                                                             ; DVI:dvi|yCnt[5]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.693      ;
; 0.516 ; DVI:dvi|yCnt[4]                                                                                                             ; DVI:dvi|yCnt[4]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.694      ;
; 0.517 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.699      ;
; 0.517 ; DVI:dvi|yCnt[1]                                                                                                             ; DVI:dvi|yCnt[1]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.695      ;
; 0.518 ; DVI:dvi|yCnt[3]                                                                                                             ; DVI:dvi|yCnt[3]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.696      ;
; 0.518 ; DVI:dvi|refreshCnt[1]                                                                                                       ; DVI:dvi|refreshCnt[2]                                                                                                                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.040      ; 0.702      ;
; 0.519 ; DVI:dvi|yCnt[7]                                                                                                             ; DVI:dvi|yCnt[7]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.697      ;
; 0.519 ; DVI:dvi|yCnt[9]                                                                                                             ; DVI:dvi|yCnt[9]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.697      ;
; 0.520 ; DVI:dvi|v_state.01                                                                                                          ; DVI:dvi|vsyncFound                                                                                                                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.703      ;
; 0.520 ; DVI:dvi|yCnt[8]                                                                                                             ; DVI:dvi|yCnt[8]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.698      ;
; 0.521 ; DVI:dvi|yCnt[6]                                                                                                             ; DVI:dvi|yCnt[6]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.699      ;
; 0.522 ; DVI:dvi|xCnt[2]                                                                                                             ; DVI:dvi|xCnt[2]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.700      ;
; 0.522 ; DVI:dvi|xCnt[1]                                                                                                             ; DVI:dvi|xCnt[1]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.700      ;
; 0.523 ; DVI:dvi|xCnt[3]                                                                                                             ; DVI:dvi|xCnt[3]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.701      ;
; 0.523 ; DVI:dvi|xCnt[5]                                                                                                             ; DVI:dvi|xCnt[5]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.701      ;
; 0.525 ; DVI:dvi|refreshCnt[0]                                                                                                       ; DVI:dvi|refreshCnt[1]                                                                                                                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.040      ; 0.709      ;
; 0.528 ; DVI:dvi|refreshCnt[0]                                                                                                       ; DVI:dvi|refreshCnt[2]                                                                                                                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.040      ; 0.712      ;
; 0.534 ; DVI:dvi|xCnt[4]                                                                                                             ; DVI:dvi|xCnt[4]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.712      ;
; 0.534 ; DVI:dvi|yCnt[0]                                                                                                             ; DVI:dvi|yCnt[0]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.712      ;
; 0.535 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.281      ; 0.960      ;
; 0.535 ; DVI:dvi|yCnt[10]                                                                                                            ; DVI:dvi|yCnt[10]                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.713      ;
; 0.536 ; DVI:dvi|xCnt[9]                                                                                                             ; DVI:dvi|xCnt[9]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.714      ;
; 0.536 ; DVI:dvi|xCnt[7]                                                                                                             ; DVI:dvi|xCnt[7]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.714      ;
; 0.537 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.281      ; 0.962      ;
; 0.538 ; DVI:dvi|xCnt[6]                                                                                                             ; DVI:dvi|xCnt[6]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.716      ;
; 0.538 ; DVI:dvi|xCnt[8]                                                                                                             ; DVI:dvi|xCnt[8]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.716      ;
; 0.538 ; DVI:dvi|v_state.00                                                                                                          ; DVI:dvi|vsyncFound                                                                                                                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.721      ;
; 0.540 ; DVI:dvi|xCnt[0]                                                                                                             ; DVI:dvi|xCnt[0]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.718      ;
; 0.541 ; DVI:dvi|xCnt[10]                                                                                                            ; DVI:dvi|xCnt[10]                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.034      ; 0.719      ;
; 0.546 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.727      ;
; 0.547 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.728      ;
; 0.551 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.132     ; 0.563      ;
; 0.552 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.733      ;
; 0.552 ; DVI:dvi|v_state.10                                                                                                          ; DVI:dvi|v_state.00                                                                                                                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.735      ;
; 0.553 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.734      ;
; 0.558 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.132     ; 0.570      ;
; 0.562 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.743      ;
; 0.570 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.751      ;
; 0.598 ; DVI:dvi|v_state.00                                                                                                          ; DVI:dvi|v_state.01                                                                                                                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.039      ; 0.781      ;
; 0.604 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.052      ; 0.800      ;
; 0.637 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.279      ; 1.085      ;
; 0.644 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[2]                                        ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.022      ; 0.810      ;
; 0.677 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.038      ; 0.859      ;
; 0.682 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[0]                                        ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.022      ; 0.848      ;
; 0.685 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[1]                                        ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.022      ; 0.851      ;
; 0.693 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[3]                                        ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.036      ; 0.873      ;
; 0.703 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.146     ; 0.701      ;
; 0.710 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.132     ; 0.722      ;
; 0.713 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.146     ; 0.711      ;
; 0.722 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.146     ; 0.720      ;
; 0.737 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.146     ; 0.735      ;
; 0.737 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[6]                                        ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.016     ; 0.865      ;
; 0.743 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[4]                                        ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.016     ; 0.871      ;
; 0.754 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.279      ; 1.202      ;
; 0.756 ; DVI:dvi|yCnt[5]                                                                                                             ; DVI:dvi|yCnt[6]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.937      ;
; 0.759 ; DVI:dvi|yCnt[1]                                                                                                             ; DVI:dvi|yCnt[2]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.940      ;
; 0.760 ; DVI:dvi|yCnt[3]                                                                                                             ; DVI:dvi|yCnt[4]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.941      ;
; 0.761 ; DVI:dvi|yCnt[2]                                                                                                             ; DVI:dvi|yCnt[3]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.942      ;
; 0.761 ; DVI:dvi|yCnt[7]                                                                                                             ; DVI:dvi|yCnt[8]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.942      ;
; 0.761 ; DVI:dvi|yCnt[9]                                                                                                             ; DVI:dvi|yCnt[10]                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.942      ;
; 0.762 ; DVI:dvi|yCnt[4]                                                                                                             ; DVI:dvi|yCnt[5]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.943      ;
; 0.764 ; DVI:dvi|xCnt[5]                                                                                                             ; DVI:dvi|xCnt[6]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.945      ;
; 0.764 ; DVI:dvi|yCnt[0]                                                                                                             ; DVI:dvi|yCnt[1]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.945      ;
; 0.764 ; DVI:dvi|xCnt[1]                                                                                                             ; DVI:dvi|xCnt[2]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.945      ;
; 0.765 ; DVI:dvi|xCnt[3]                                                                                                             ; DVI:dvi|xCnt[4]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.946      ;
; 0.766 ; DVI:dvi|yCnt[8]                                                                                                             ; DVI:dvi|yCnt[9]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.947      ;
; 0.767 ; DVI:dvi|yCnt[6]                                                                                                             ; DVI:dvi|yCnt[7]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.948      ;
; 0.768 ; DVI:dvi|xCnt[2]                                                                                                             ; DVI:dvi|xCnt[3]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.949      ;
; 0.768 ; DVI:dvi|yCnt[2]                                                                                                             ; DVI:dvi|yCnt[4]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.949      ;
; 0.769 ; DVI:dvi|yCnt[4]                                                                                                             ; DVI:dvi|yCnt[6]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.950      ;
; 0.770 ; DVI:dvi|xCnt[0]                                                                                                             ; DVI:dvi|xCnt[1]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.037      ; 0.951      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'LED:led|LedCtrl:ledCtrl|shiftClk[2]'                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.338 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.055      ; 0.537      ;
; 0.341 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 0.539      ;
; 0.433 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 0.631      ;
; 0.434 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 0.632      ;
; 0.496 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 0.694      ;
; 0.499 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 0.697      ;
; 0.501 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 0.699      ;
; 0.501 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 0.699      ;
; 0.513 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 0.711      ;
; 0.533 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 0.731      ;
; 0.533 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 0.731      ;
; 0.534 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 0.732      ;
; 0.598 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 0.796      ;
; 0.638 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 0.836      ;
; 0.674 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.055      ; 0.873      ;
; 0.697 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.055      ; 0.896      ;
; 0.714 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.056      ; 0.914      ;
; 0.866 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 1.064      ;
; 0.894 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.055      ; 1.093      ;
; 0.898 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.052      ; 1.094      ;
; 1.015 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.051      ; 1.210      ;
; 1.061 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.457      ; 3.732      ;
; 1.072 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.051      ; 1.267      ;
; 1.080 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.057      ; 1.281      ;
; 1.086 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 1.284      ;
; 1.102 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.458      ; 3.774      ;
; 1.118 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.458      ; 3.790      ;
; 1.175 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.458      ; 3.847      ;
; 1.178 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 1.376      ;
; 1.184 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.458      ; 3.856      ;
; 1.185 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 1.383      ;
; 1.188 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 1.386      ;
; 1.189 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 1.387      ;
; 1.193 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 1.391      ;
; 1.195 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 1.393      ;
; 1.200 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 1.398      ;
; 1.204 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.459      ; 3.877      ;
; 1.205 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 1.403      ;
; 1.206 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 1.404      ;
; 1.211 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 1.409      ;
; 1.212 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.460      ; 3.886      ;
; 1.213 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.679      ; 4.106      ;
; 1.220 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.679      ; 4.113      ;
; 1.222 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.680      ; 4.116      ;
; 1.223 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.679      ; 4.116      ;
; 1.224 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 1.422      ;
; 1.225 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.460      ; 3.899      ;
; 1.226 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 1.424      ;
; 1.229 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 1.427      ;
; 1.230 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.683      ; 4.127      ;
; 1.231 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.461      ; 3.906      ;
; 1.232 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.459      ; 3.905      ;
; 1.233 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.683      ; 4.130      ;
; 1.233 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.683      ; 4.130      ;
; 1.234 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.460      ; 3.908      ;
; 1.235 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.457      ; 3.906      ;
; 1.238 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 1.436      ;
; 1.239 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.684      ; 4.137      ;
; 1.239 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.459      ; 3.912      ;
; 1.240 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.456      ; 3.910      ;
; 1.241 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.683      ; 4.138      ;
; 1.241 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 1.439      ;
; 1.246 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.459      ; 3.919      ;
; 1.247 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.460      ; 3.921      ;
; 1.249 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.457      ; 3.920      ;
; 1.253 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.684      ; 4.151      ;
; 1.253 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.461      ; 3.928      ;
; 1.253 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 1.451      ;
; 1.254 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.679      ; 4.147      ;
; 1.254 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.679      ; 4.147      ;
; 1.254 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 1.452      ;
; 1.256 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 1.454      ;
; 1.257 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.459      ; 3.930      ;
; 1.261 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 1.459      ;
; 1.264 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.683      ; 4.161      ;
; 1.265 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.683      ; 4.162      ;
; 1.265 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 1.463      ;
; 1.266 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.688      ; 4.168      ;
; 1.266 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 1.464      ;
; 1.268 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.681      ; 4.163      ;
; 1.269 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.459      ; 3.942      ;
; 1.269 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.461      ; 3.944      ;
; 1.270 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.688      ; 4.172      ;
; 1.273 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.458      ; 3.945      ;
; 1.273 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.683      ; 4.170      ;
; 1.274 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.457      ; 3.945      ;
; 1.277 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.683      ; 4.174      ;
; 1.280 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.458      ; 3.952      ;
; 1.280 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.461      ; 3.955      ;
; 1.284 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.460      ; 3.958      ;
; 1.285 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 1.483      ;
; 1.289 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.054      ; 1.487      ;
; 1.290 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.679      ; 4.183      ;
; 1.291 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.683      ; 4.188      ;
; 1.293 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.458      ; 3.965      ;
; 1.297 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.686      ; 4.197      ;
; 1.301 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.451      ; 3.966      ;
; 1.303 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.055      ; 1.502      ;
; 1.305 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 2.460      ; 3.979      ;
; 1.307 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.055      ; 1.506      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'LED:led|LedCtrl:ledCtrl|shiftClk[0]'                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.339 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.465 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.663      ;
; 0.466 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.664      ;
; 0.466 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.664      ;
; 0.466 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.664      ;
; 0.466 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.664      ;
; 0.466 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.664      ;
; 0.466 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.664      ;
; 0.466 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.664      ;
; 0.467 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.665      ;
; 0.467 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.665      ;
; 0.467 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.665      ;
; 0.467 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.665      ;
; 0.467 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.665      ;
; 0.467 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.665      ;
; 0.467 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.665      ;
; 0.467 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.665      ;
; 0.467 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.468 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.666      ;
; 0.468 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.666      ;
; 0.468 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.666      ;
; 0.468 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.666      ;
; 0.468 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.666      ;
; 0.468 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.666      ;
; 0.468 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.666      ;
; 0.468 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.666      ;
; 0.468 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.666      ;
; 0.469 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.667      ;
; 0.471 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.669      ;
; 0.499 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.697      ;
; 0.511 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.709      ;
; 0.512 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.534 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.732      ;
; 0.535 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.733      ;
; 0.599 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.797      ;
; 0.599 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.797      ;
; 0.600 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.798      ;
; 0.601 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.799      ;
; 0.603 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.801      ;
; 0.607 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.805      ;
; 0.622 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.820      ;
; 0.629 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.827      ;
; 0.629 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.827      ;
; 0.633 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.831      ;
; 0.694 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.055      ; 0.893      ;
; 0.715 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.056      ; 0.915      ;
; 0.746 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 0.944      ;
; 0.751 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.055      ; 0.950      ;
; 0.772 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.056      ; 0.972      ;
; 0.774 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.056      ; 0.974      ;
; 0.789 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.052      ; 0.985      ;
; 0.812 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.052      ; 1.008      ;
; 0.820 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 1.018      ;
; 0.830 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.052      ; 1.026      ;
; 0.861 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.056      ; 1.061      ;
; 0.862 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.055      ; 1.061      ;
; 0.863 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 1.061      ;
; 0.870 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.056      ; 1.070      ;
; 0.881 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.055      ; 1.080      ;
; 0.889 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 1.087      ;
; 0.890 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 1.088      ;
; 0.909 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.049      ; 1.102      ;
; 0.963 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.057      ; 1.164      ;
; 0.964 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.048      ; 1.156      ;
; 0.974 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.051      ; 1.169      ;
; 1.003 ; LED:led|LedCtrl:ledCtrl|load[0]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.673      ; 3.890      ;
; 1.016 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.055      ; 1.215      ;
; 1.041 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.440      ; 3.695      ;
; 1.044 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.452      ; 3.710      ;
; 1.085 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.056      ; 1.285      ;
; 1.096 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.445      ; 3.755      ;
; 1.101 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.438      ; 3.753      ;
; 1.111 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.051      ; 1.306      ;
; 1.124 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.055      ; 1.323      ;
; 1.128 ; LED:led|LedCtrl:ledCtrl|load[0]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.680      ; 4.022      ;
; 1.130 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.446      ; 3.790      ;
; 1.131 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.054      ; 1.329      ;
; 1.146 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.446      ; 3.806      ;
; 1.148 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.439      ; 3.801      ;
; 1.164 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.444      ; 3.822      ;
; 1.178 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.451      ; 3.843      ;
; 1.185 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.438      ; 3.837      ;
; 1.188 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.440      ; 3.842      ;
; 1.196 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.452      ; 3.862      ;
; 1.201 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.440      ; 3.855      ;
; 1.203 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.446      ; 3.863      ;
; 1.204 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.444      ; 3.862      ;
; 1.207 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.448      ; 3.869      ;
; 1.210 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.451      ; 3.875      ;
; 1.211 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.446      ; 3.871      ;
; 1.214 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.448      ; 3.876      ;
; 1.215 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.443      ; 3.872      ;
; 1.216 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.451      ; 3.881      ;
; 1.216 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.451      ; 3.881      ;
; 1.216 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.452      ; 3.882      ;
; 1.221 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 2.443      ; 3.878      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'LED:led|LedCtrl:ledCtrl|shiftClk[1]'                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.340 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 0.539      ;
; 0.434 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 0.632      ;
; 0.496 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 0.694      ;
; 0.500 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 0.698      ;
; 0.502 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 0.700      ;
; 0.528 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 0.726      ;
; 0.530 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 0.728      ;
; 0.530 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 0.728      ;
; 0.533 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 0.731      ;
; 0.534 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 0.732      ;
; 0.534 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 0.732      ;
; 0.574 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 0.772      ;
; 0.582 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.055      ; 0.781      ;
; 0.627 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 0.825      ;
; 0.687 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 0.885      ;
; 0.701 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.053      ; 0.898      ;
; 0.802 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.056      ; 1.002      ;
; 0.831 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.055      ; 1.030      ;
; 0.859 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 1.057      ;
; 0.878 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.051      ; 1.073      ;
; 0.906 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.055      ; 1.105      ;
; 0.982 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.057      ; 1.183      ;
; 1.012 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.058      ; 1.214      ;
; 1.043 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.444      ; 3.701      ;
; 1.105 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.450      ; 3.769      ;
; 1.107 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.444      ; 3.765      ;
; 1.108 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.450      ; 3.772      ;
; 1.111 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.048      ; 1.303      ;
; 1.120 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.678      ; 4.012      ;
; 1.122 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.444      ; 3.780      ;
; 1.128 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.444      ; 3.786      ;
; 1.144 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.444      ; 3.802      ;
; 1.147 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.444      ; 3.805      ;
; 1.152 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.056      ; 1.352      ;
; 1.156 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.450      ; 3.820      ;
; 1.166 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.675      ; 4.055      ;
; 1.169 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 1.367      ;
; 1.175 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 1.373      ;
; 1.187 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.444      ; 3.845      ;
; 1.189 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.675      ; 4.078      ;
; 1.192 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.444      ; 3.850      ;
; 1.199 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.672      ; 4.085      ;
; 1.199 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 1.397      ;
; 1.201 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.674      ; 4.089      ;
; 1.201 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 1.399      ;
; 1.202 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.444      ; 3.860      ;
; 1.204 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 1.402      ;
; 1.207 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.444      ; 3.865      ;
; 1.213 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.447      ; 3.874      ;
; 1.214 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 1.412      ;
; 1.218 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 1.416      ;
; 1.220 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.447      ; 3.881      ;
; 1.229 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 1.427      ;
; 1.231 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.444      ; 3.889      ;
; 1.231 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 1.429      ;
; 1.231 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 1.429      ;
; 1.237 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.447      ; 3.898      ;
; 1.240 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.675      ; 4.129      ;
; 1.240 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 1.438      ;
; 1.241 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.444      ; 3.899      ;
; 1.242 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 1.440      ;
; 1.246 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.450      ; 3.910      ;
; 1.246 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 1.444      ;
; 1.254 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.444      ; 3.912      ;
; 1.256 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.444      ; 3.914      ;
; 1.256 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.444      ; 3.914      ;
; 1.258 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.444      ; 3.916      ;
; 1.260 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 1.458      ;
; 1.268 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.450      ; 3.932      ;
; 1.270 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 1.468      ;
; 1.271 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.444      ; 3.929      ;
; 1.273 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 1.471      ;
; 1.275 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 1.473      ;
; 1.276 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.438      ; 3.928      ;
; 1.277 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.675      ; 4.166      ;
; 1.277 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.450      ; 3.941      ;
; 1.277 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 1.475      ;
; 1.278 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.444      ; 3.936      ;
; 1.283 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.672      ; 4.169      ;
; 1.287 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.446      ; 3.947      ;
; 1.287 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.672      ; 4.173      ;
; 1.288 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.672      ; 4.174      ;
; 1.292 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.672      ; 4.178      ;
; 1.292 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.672      ; 4.178      ;
; 1.293 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.674      ; 4.181      ;
; 1.293 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.444      ; 3.951      ;
; 1.294 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.444      ; 3.952      ;
; 1.295 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.672      ; 4.181      ;
; 1.295 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.678      ; 4.187      ;
; 1.296 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.678      ; 4.188      ;
; 1.296 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.444      ; 3.954      ;
; 1.297 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.674      ; 4.185      ;
; 1.299 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.054      ; 1.497      ;
; 1.301 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.672      ; 4.187      ;
; 1.301 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.444      ; 3.959      ;
; 1.302 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.672      ; 4.188      ;
; 1.306 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.444      ; 3.964      ;
; 1.308 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.438      ; 3.960      ;
; 1.308 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 2.444      ; 3.966      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'LED:led|LedCtrl:ledCtrl|shiftClk[3]'                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.340 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 0.539      ;
; 0.342 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 0.540      ;
; 0.432 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 0.630      ;
; 0.433 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 0.631      ;
; 0.433 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 0.631      ;
; 0.433 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 0.631      ;
; 0.474 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.055      ; 0.673      ;
; 0.497 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 0.695      ;
; 0.511 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 0.709      ;
; 0.512 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 0.710      ;
; 0.528 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.055      ; 0.727      ;
; 0.529 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 0.727      ;
; 0.533 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.055      ; 0.732      ;
; 0.644 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.057      ; 0.845      ;
; 0.660 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.052      ; 0.856      ;
; 0.669 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.051      ; 0.864      ;
; 0.675 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.055      ; 0.874      ;
; 0.685 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 0.883      ;
; 0.733 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.056      ; 0.933      ;
; 0.868 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.053      ; 1.065      ;
; 0.937 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.058      ; 1.139      ;
; 0.968 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.061      ; 1.173      ;
; 1.012 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.053      ; 1.209      ;
; 1.156 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.354      ;
; 1.175 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]   ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.373      ;
; 1.178 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.376      ;
; 1.181 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.379      ;
; 1.183 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.381      ;
; 1.186 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.384      ;
; 1.192 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.390      ;
; 1.193 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.391      ;
; 1.194 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.392      ;
; 1.200 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.398      ;
; 1.201 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.399      ;
; 1.204 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.402      ;
; 1.204 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.402      ;
; 1.209 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.053      ; 1.406      ;
; 1.216 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.414      ;
; 1.222 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.420      ;
; 1.223 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.421      ;
; 1.224 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.053      ; 1.421      ;
; 1.225 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.423      ;
; 1.225 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]   ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.423      ;
; 1.227 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.425      ;
; 1.227 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.425      ;
; 1.229 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.427      ;
; 1.232 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.430      ;
; 1.233 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.431      ;
; 1.236 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.434      ;
; 1.239 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.437      ;
; 1.247 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.445      ;
; 1.254 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.053      ; 1.451      ;
; 1.261 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.459      ;
; 1.264 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.462      ;
; 1.266 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.053      ; 1.463      ;
; 1.269 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.467      ;
; 1.273 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.471      ;
; 1.282 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.480      ;
; 1.290 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.488      ;
; 1.316 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.514      ;
; 1.318 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.516      ;
; 1.363 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.211      ; 3.788      ;
; 1.379 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.212      ; 3.805      ;
; 1.379 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.211      ; 3.804      ;
; 1.391 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.210      ; 3.815      ;
; 1.392 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.441      ; 4.047      ;
; 1.400 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.440      ; 4.054      ;
; 1.405 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.603      ;
; 1.408 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.606      ;
; 1.410 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.211      ; 3.835      ;
; 1.417 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.435      ; 4.066      ;
; 1.418 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.053      ; 1.615      ;
; 1.424 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.211      ; 3.849      ;
; 1.426 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.052      ; 1.622      ;
; 1.429 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.211      ; 3.854      ;
; 1.430 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.439      ; 4.083      ;
; 1.431 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.440      ; 4.085      ;
; 1.433 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.440      ; 4.087      ;
; 1.442 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.053      ; 1.639      ;
; 1.443 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.211      ; 3.868      ;
; 1.449 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.439      ; 4.102      ;
; 1.450 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.211      ; 3.875      ;
; 1.454 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.212      ; 3.880      ;
; 1.456 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.654      ;
; 1.459 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.434      ; 4.107      ;
; 1.463 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.439      ; 4.116      ;
; 1.464 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.440      ; 4.118      ;
; 1.465 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.440      ; 4.119      ;
; 1.469 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.667      ;
; 1.476 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.214      ; 3.904      ;
; 1.477 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.439      ; 4.130      ;
; 1.477 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.439      ; 4.130      ;
; 1.478 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.054      ; 1.676      ;
; 1.479 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.212      ; 3.905      ;
; 1.485 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.211      ; 3.910      ;
; 1.486 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.434      ; 4.134      ;
; 1.486 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 2.212      ; 3.912      ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                               ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 8.142 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[12]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.143     ; 2.723      ;
; 8.218 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[12]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 2.728      ;
; 8.218 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 2.728      ;
; 8.337 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[7]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.143     ; 2.528      ;
; 8.381 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_12        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.064     ; 2.548      ;
; 8.413 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[7]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.068     ; 2.533      ;
; 8.449 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[10]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.077     ; 2.490      ;
; 8.450 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.066     ; 2.498      ;
; 8.450 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.066     ; 2.498      ;
; 8.536 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[2]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.142     ; 2.330      ;
; 8.576 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_7         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.064     ; 2.353      ;
; 8.612 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 2.335      ;
; 8.612 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[2]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 2.335      ;
; 8.662 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[3]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.176     ; 2.170      ;
; 8.667 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.086     ; 2.263      ;
; 8.678 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[3]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.083     ; 2.255      ;
; 8.678 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.079     ; 2.259      ;
; 8.678 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[11]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.083     ; 2.255      ;
; 8.687 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[12]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.081     ; 2.248      ;
; 8.687 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[4]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.162     ; 2.159      ;
; 8.687 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[15]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.162     ; 2.159      ;
; 8.694 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[0]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.189     ; 2.125      ;
; 8.694 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[1]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.189     ; 2.125      ;
; 8.703 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[15]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 2.244      ;
; 8.703 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[4]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.069     ; 2.244      ;
; 8.710 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[1]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.096     ; 2.210      ;
; 8.710 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[0]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.096     ; 2.210      ;
; 8.759 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[5]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.168     ; 2.081      ;
; 8.759 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[6]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.168     ; 2.081      ;
; 8.775 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[6]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.075     ; 2.166      ;
; 8.775 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[5]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.075     ; 2.166      ;
; 8.775 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_2         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.063     ; 2.155      ;
; 8.795 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[10]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.140     ; 2.073      ;
; 8.795 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[11]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.140     ; 2.073      ;
; 8.795 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[13]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.140     ; 2.073      ;
; 8.795 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[14]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.140     ; 2.073      ;
; 8.851 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_3         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.095     ; 2.046      ;
; 8.871 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[14]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.065     ; 2.078      ;
; 8.871 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[13]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.065     ; 2.078      ;
; 8.871 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[11]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.065     ; 2.078      ;
; 8.871 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[10]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.065     ; 2.078      ;
; 8.876 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_15        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.081     ; 2.035      ;
; 8.876 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_4         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.081     ; 2.035      ;
; 8.883 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.108     ; 2.001      ;
; 8.883 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_1         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.108     ; 2.001      ;
; 8.897 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.064     ; 2.053      ;
; 8.905 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[1]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.079     ; 2.032      ;
; 8.905 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[2]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.079     ; 2.032      ;
; 8.907 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[8]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.140     ; 1.961      ;
; 8.948 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_5         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.087     ; 1.957      ;
; 8.948 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_6         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.087     ; 1.957      ;
; 8.955 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[9]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.140     ; 1.913      ;
; 8.979 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.077     ; 1.960      ;
; 8.979 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[9]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.077     ; 1.960      ;
; 8.983 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[8]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.065     ; 1.966      ;
; 8.983 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.065     ; 1.966      ;
; 8.983 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.065     ; 1.966      ;
; 9.020 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_10        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.061     ; 1.912      ;
; 9.020 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_11        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.061     ; 1.912      ;
; 9.020 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_13        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.061     ; 1.912      ;
; 9.020 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_14        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.061     ; 1.912      ;
; 9.031 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[9]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.065     ; 1.918      ;
; 9.049 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_valid                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.055     ; 2.002      ;
; 9.049 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[1]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.055     ; 2.002      ;
; 9.049 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.000000001        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.055     ; 2.002      ;
; 9.049 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000001000       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.055     ; 2.002      ;
; 9.049 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000010000       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.055     ; 2.002      ;
; 9.053 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[0]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 1.894      ;
; 9.125 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[15]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.057     ; 1.924      ;
; 9.125 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[14]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.057     ; 1.924      ;
; 9.125 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[11]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.057     ; 1.924      ;
; 9.131 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.010000000       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 1.923      ;
; 9.131 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[0]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 1.923      ;
; 9.131 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[1]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 1.923      ;
; 9.131 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000100000       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 1.923      ;
; 9.131 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.001000000       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 1.923      ;
; 9.135 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_8         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.061     ; 1.797      ;
; 9.192 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_9         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.061     ; 1.740      ;
; 9.234 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.001             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.051     ; 1.821      ;
; 9.235 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[3]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 1.712      ;
; 9.240 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[1]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.066     ; 1.708      ;
; 9.240 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.111              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.054     ; 1.812      ;
; 9.240 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.010              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.054     ; 1.812      ;
; 9.240 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[1]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.054     ; 1.812      ;
; 9.240 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[2]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.054     ; 1.812      ;
; 9.240 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.054     ; 1.812      ;
; 9.240 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.054     ; 1.812      ;
; 9.240 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.111             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.054     ; 1.812      ;
; 9.240 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.054     ; 1.812      ;
; 9.274 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000100       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.051     ; 1.781      ;
; 9.274 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.100000000       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.051     ; 1.781      ;
; 9.274 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|f_pop                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.051     ; 1.781      ;
; 9.274 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000010       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.051     ; 1.781      ;
; 9.280 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 1.770      ;
; 9.280 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 1.770      ;
; 9.280 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 1.770      ;
; 9.280 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[2]~_Duplicate_1   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 1.770      ;
; 9.280 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|init_done               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 1.770      ;
; 9.280 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 1.770      ;
; 9.280 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 1.770      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.828 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[1] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[0] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.027      ;
; 0.828 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|wr_address ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.027      ;
; 1.193 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[12]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.392      ;
; 1.193 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[9]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.392      ;
; 1.193 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[8]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.392      ;
; 1.193 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[7]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.392      ;
; 1.193 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.392      ;
; 1.200 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[0]                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.400      ;
; 1.200 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]~_Duplicate_1                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.400      ;
; 1.200 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[1]~_Duplicate_1                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.400      ;
; 1.200 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.000001000                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.400      ;
; 1.200 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.000010000                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.400      ;
; 1.200 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|ack_refresh_request                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.400      ;
; 1.200 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000001                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.400      ;
; 1.200 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_request                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.400      ;
; 1.232 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_addr[12]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.429      ;
; 1.235 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[13]                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.441      ;
; 1.235 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[1]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.441      ;
; 1.235 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[2]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.441      ;
; 1.235 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[4]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.441      ;
; 1.235 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[6]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.441      ;
; 1.235 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[10]                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.441      ;
; 1.235 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[11]                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.441      ;
; 1.235 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[12]                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.441      ;
; 1.235 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[9]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.441      ;
; 1.235 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[7]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.441      ;
; 1.240 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[2]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.442      ;
; 1.240 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.010000000                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.442      ;
; 1.242 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[8]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.441      ;
; 1.242 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[5]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.441      ;
; 1.242 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[3]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.441      ;
; 1.242 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[0]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.441      ;
; 1.383 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[10]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.586      ;
; 1.383 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[4]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.586      ;
; 1.383 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[2]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.586      ;
; 1.383 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[1]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.586      ;
; 1.383 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[0]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.586      ;
; 1.438 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[13]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.635      ;
; 1.438 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[6]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.635      ;
; 1.438 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[5]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.635      ;
; 1.438 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[3]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.635      ;
; 1.458 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000100                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.661      ;
; 1.458 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.100000000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.661      ;
; 1.458 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|f_pop                                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.661      ;
; 1.458 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000010                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.661      ;
; 1.461 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.659      ;
; 1.461 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.659      ;
; 1.461 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.659      ;
; 1.461 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.659      ;
; 1.461 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|init_done                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.659      ;
; 1.461 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.659      ;
; 1.461 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.659      ;
; 1.461 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.659      ;
; 1.461 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.659      ;
; 1.461 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.659      ;
; 1.478 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.111                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.678      ;
; 1.478 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.010                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.678      ;
; 1.478 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[1]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.678      ;
; 1.478 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[2]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.678      ;
; 1.478 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.678      ;
; 1.478 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.678      ;
; 1.478 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.111                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.678      ;
; 1.478 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.678      ;
; 1.482 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.001                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 1.686      ;
; 1.498 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[3]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.610      ;
; 1.505 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[1]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.619      ;
; 1.514 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_9                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 1.645      ;
; 1.568 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_8                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 1.699      ;
; 1.609 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[15]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.806      ;
; 1.609 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[14]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.806      ;
; 1.609 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[11]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.806      ;
; 1.610 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.010000000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.812      ;
; 1.610 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[0]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.812      ;
; 1.610 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[1]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.812      ;
; 1.610 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000100000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.812      ;
; 1.610 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.001000000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.812      ;
; 1.675 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_valid                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.874      ;
; 1.675 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[1]                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.874      ;
; 1.675 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.000000001                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.874      ;
; 1.675 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000001000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.874      ;
; 1.675 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000010000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.874      ;
; 1.675 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_10                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.807      ;
; 1.675 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_11                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.807      ;
; 1.675 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_13                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.807      ;
; 1.675 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_14                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.807      ;
; 1.697 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[0]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.809      ;
; 1.708 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[9]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.822      ;
; 1.736 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_5                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.006      ; 1.842      ;
; 1.736 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_6                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.006      ; 1.842      ;
; 1.740 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.017      ; 1.846      ;
; 1.740 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[9]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.017      ; 1.846      ;
; 1.762 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[8]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.876      ;
; 1.762 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.876      ;
; 1.762 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.876      ;
; 1.772 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe                                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.013      ; 1.885      ;
; 1.772 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_1                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.013      ; 1.885      ;
; 1.780 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_15                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.012      ; 1.892      ;
; 1.780 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_4                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.012      ; 1.892      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; PIXCLK                              ; -1.825 ; -50.604       ;
; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; -1.239 ; -93.756       ;
; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; -1.059 ; -78.363       ;
; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; -1.044 ; -79.295       ;
; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; -0.947 ; -73.288       ;
; pll|altpll_0|sd1|pll7|clk[1]        ; -0.043 ; -0.172        ;
; pll|altpll_0|sd1|pll7|clk[0]        ; 1.621  ; 0.000         ;
; CLK_10M                             ; 98.733 ; 0.000         ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                           ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; pll|altpll_0|sd1|pll7|clk[1]        ; 0.008 ; 0.000         ;
; pll|altpll_0|sd1|pll7|clk[0]        ; 0.179 ; 0.000         ;
; PIXCLK                              ; 0.181 ; 0.000         ;
; CLK_10M                             ; 0.186 ; 0.000         ;
; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.194 ; 0.000         ;
; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.194 ; 0.000         ;
; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.194 ; 0.000         ;
; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.194 ; 0.000         ;
+-------------------------------------+-------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; pll|altpll_0|sd1|pll7|clk[0] ; 9.135 ; 0.000         ;
+------------------------------+-------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                 ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; pll|altpll_0|sd1|pll7|clk[0] ; 0.502 ; 0.000         ;
+------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; PIXCLK                              ; -3.000 ; -118.871      ;
; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; -1.000 ; -96.000       ;
; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; -1.000 ; -96.000       ;
; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; -1.000 ; -96.000       ;
; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; -1.000 ; -96.000       ;
; pll|altpll_0|sd1|pll7|clk[0]        ; 5.305  ; 0.000         ;
; pll|altpll_0|sd1|pll7|clk[1]        ; 12.253 ; 0.000         ;
; CLK_10M                             ; 49.273 ; 0.000         ;
+-------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PIXCLK'                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.825 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.090      ; 2.944      ;
; -1.825 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.090      ; 2.944      ;
; -1.823 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.093      ; 2.945      ;
; -1.814 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.090      ; 2.933      ;
; -1.814 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.090      ; 2.933      ;
; -1.812 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.093      ; 2.934      ;
; -1.717 ; DVI:dvi|refreshCnt[2]                                                                                                                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.572     ; 1.674      ;
; -1.717 ; DVI:dvi|refreshCnt[2]                                                                                                                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.572     ; 1.674      ;
; -1.715 ; DVI:dvi|refreshCnt[2]                                                                                                                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.569     ; 1.675      ;
; -1.712 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.090      ; 2.831      ;
; -1.712 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.090      ; 2.831      ;
; -1.710 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.093      ; 2.832      ;
; -1.694 ; DVI:dvi|xCnt[6]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.481     ; 1.742      ;
; -1.694 ; DVI:dvi|xCnt[6]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.481     ; 1.742      ;
; -1.692 ; DVI:dvi|xCnt[6]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.478     ; 1.743      ;
; -1.677 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 2.766      ;
; -1.677 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 2.766      ;
; -1.676 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 2.765      ;
; -1.671 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 2.760      ;
; -1.666 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 2.755      ;
; -1.666 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 2.755      ;
; -1.665 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 2.754      ;
; -1.660 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 2.749      ;
; -1.653 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.090      ; 2.772      ;
; -1.653 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.090      ; 2.772      ;
; -1.651 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.093      ; 2.773      ;
; -1.644 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.090      ; 2.763      ;
; -1.644 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.090      ; 2.763      ;
; -1.642 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.093      ; 2.764      ;
; -1.639 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.090      ; 2.758      ;
; -1.639 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.090      ; 2.758      ;
; -1.637 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.093      ; 2.759      ;
; -1.634 ; DVI:dvi|refreshCnt[0]                                                                                                                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.572     ; 1.591      ;
; -1.634 ; DVI:dvi|refreshCnt[0]                                                                                                                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.569     ; 1.594      ;
; -1.634 ; DVI:dvi|refreshCnt[0]                                                                                                                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.572     ; 1.591      ;
; -1.633 ; DVI:dvi|refreshCnt[1]                                                                                                                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.572     ; 1.590      ;
; -1.633 ; DVI:dvi|refreshCnt[1]                                                                                                                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.572     ; 1.590      ;
; -1.631 ; DVI:dvi|refreshCnt[1]                                                                                                                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.569     ; 1.591      ;
; -1.622 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.080      ; 2.731      ;
; -1.622 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.080      ; 2.731      ;
; -1.620 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.083      ; 2.732      ;
; -1.606 ; DVI:dvi|xCnt[9]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.481     ; 1.654      ;
; -1.606 ; DVI:dvi|xCnt[9]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.481     ; 1.654      ;
; -1.604 ; DVI:dvi|xCnt[9]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.478     ; 1.655      ;
; -1.602 ; DVI:dvi|xCnt[7]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.481     ; 1.650      ;
; -1.602 ; DVI:dvi|xCnt[7]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.481     ; 1.650      ;
; -1.600 ; DVI:dvi|xCnt[7]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.478     ; 1.651      ;
; -1.588 ; DVI:dvi|yCnt[10]                                                                                                                           ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.473     ; 1.644      ;
; -1.588 ; DVI:dvi|yCnt[10]                                                                                                                           ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.470     ; 1.647      ;
; -1.588 ; DVI:dvi|yCnt[10]                                                                                                                           ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.473     ; 1.644      ;
; -1.571 ; DVI:dvi|refreshCnt[2]                                                                                                                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.582     ; 1.496      ;
; -1.571 ; DVI:dvi|refreshCnt[2]                                                                                                                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.582     ; 1.496      ;
; -1.570 ; DVI:dvi|refreshCnt[2]                                                                                                                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.582     ; 1.495      ;
; -1.565 ; DVI:dvi|refreshCnt[2]                                                                                                                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.582     ; 1.490      ;
; -1.564 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 2.653      ;
; -1.564 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 2.653      ;
; -1.563 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 2.652      ;
; -1.561 ; DVI:dvi|xCnt[10]                                                                                                                           ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.481     ; 1.609      ;
; -1.561 ; DVI:dvi|xCnt[10]                                                                                                                           ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.478     ; 1.612      ;
; -1.561 ; DVI:dvi|xCnt[10]                                                                                                                           ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.481     ; 1.609      ;
; -1.560 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.032     ; 2.535      ;
; -1.560 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.032     ; 2.535      ;
; -1.560 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.032     ; 2.535      ;
; -1.560 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.032     ; 2.535      ;
; -1.560 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.032     ; 2.535      ;
; -1.558 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 2.647      ;
; -1.549 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.032     ; 2.524      ;
; -1.549 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.032     ; 2.524      ;
; -1.549 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.032     ; 2.524      ;
; -1.549 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.032     ; 2.524      ;
; -1.549 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                ; PIXCLK       ; PIXCLK      ; 1.000        ; -0.032     ; 2.524      ;
; -1.548 ; DVI:dvi|xCnt[6]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.491     ; 1.564      ;
; -1.548 ; DVI:dvi|xCnt[6]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.491     ; 1.564      ;
; -1.547 ; DVI:dvi|xCnt[6]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.491     ; 1.563      ;
; -1.542 ; DVI:dvi|xCnt[6]                                                                                                                            ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.491     ; 1.558      ;
; -1.539 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[7] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.152      ; 2.720      ;
; -1.539 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[7] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.152      ; 2.720      ;
; -1.539 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[8] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.152      ; 2.720      ;
; -1.539 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[8] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.152      ; 2.720      ;
; -1.537 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[7] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.155      ; 2.721      ;
; -1.537 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[8] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.155      ; 2.721      ;
; -1.534 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.080      ; 2.643      ;
; -1.534 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_we_reg       ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.080      ; 2.643      ;
; -1.532 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_datain_reg0  ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.083      ; 2.644      ;
; -1.505 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 2.594      ;
; -1.505 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 2.594      ;
; -1.504 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 2.593      ;
; -1.499 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 2.588      ;
; -1.496 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 2.585      ;
; -1.496 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 2.585      ;
; -1.495 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 2.584      ;
; -1.493 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 2.582      ;
; -1.492 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 2.581      ;
; -1.491 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 2.580      ;
; -1.491 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 2.580      ;
; -1.490 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 2.579      ;
; -1.490 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                                  ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 1.000        ; 0.082      ; 2.579      ;
; -1.487 ; DVI:dvi|refreshCnt[1]                                                                                                                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.582     ; 1.412      ;
; -1.487 ; DVI:dvi|refreshCnt[1]                                                                                                                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.582     ; 1.412      ;
; -1.486 ; DVI:dvi|refreshCnt[1]                                                                                                                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 0.500        ; -0.582     ; 1.411      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'LED:led|LedCtrl:ledCtrl|shiftClk[3]'                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                       ; Launch Clock                 ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+
; -1.239 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.432      ;
; -1.228 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.281      ; 3.416      ;
; -1.227 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.281      ; 3.415      ;
; -1.176 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.281      ; 3.364      ;
; -1.176 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.281      ; 3.364      ;
; -1.172 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.284      ; 3.363      ;
; -1.167 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.360      ;
; -1.166 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.359      ;
; -1.163 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.356      ;
; -1.158 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.289      ; 3.354      ;
; -1.154 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.347      ;
; -1.151 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.284      ; 3.342      ;
; -1.142 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.281      ; 3.330      ;
; -1.122 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.289      ; 3.318      ;
; -1.112 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.281      ; 3.300      ;
; -1.110 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.303      ;
; -1.108 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.289      ; 3.304      ;
; -1.108 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.284      ; 3.299      ;
; -1.103 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.296      ;
; -1.101 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.287      ; 3.295      ;
; -1.101 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.294      ;
; -1.096 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.289      ;
; -1.096 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.289      ; 3.292      ;
; -1.095 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.288      ;
; -1.093 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.289      ; 3.289      ;
; -1.092 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.285      ;
; -1.091 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.289      ; 3.287      ;
; -1.090 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.281      ; 3.278      ;
; -1.086 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.280      ; 3.273      ;
; -1.086 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.289      ; 3.282      ;
; -1.084 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.289      ; 3.280      ;
; -1.082 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.281      ; 3.270      ;
; -1.082 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.281      ; 3.270      ;
; -1.077 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.270      ;
; -1.077 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.289      ; 3.273      ;
; -1.077 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.270      ;
; -1.070 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.263      ;
; -1.069 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.289      ; 3.265      ;
; -1.057 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.284      ; 3.248      ;
; -1.057 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.250      ;
; -1.056 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.289      ; 3.252      ;
; -1.050 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.289      ; 3.246      ;
; -1.048 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.284      ; 3.239      ;
; -1.046 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.287      ; 3.240      ;
; -1.045 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.238      ;
; -1.044 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.237      ;
; -1.042 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.281      ; 3.230      ;
; -1.042 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.289      ; 3.238      ;
; -1.040 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.287      ; 3.234      ;
; -1.039 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.284      ; 3.230      ;
; -1.035 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.281      ; 3.223      ;
; -1.034 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.227      ;
; -1.034 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.227      ;
; -1.032 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.289      ; 3.228      ;
; -1.032 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.287      ; 3.226      ;
; -1.028 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.221      ;
; -1.026 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.287      ; 3.220      ;
; -1.025 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.284      ; 3.216      ;
; -1.025 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.284      ; 3.216      ;
; -1.024 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.289      ; 3.220      ;
; -1.024 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.217      ;
; -1.024 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.284      ; 3.215      ;
; -1.022 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.288      ; 3.217      ;
; -1.020 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.213      ;
; -1.020 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.213      ;
; -1.018 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.287      ; 3.212      ;
; -1.018 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.211      ;
; -1.017 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.288      ; 3.212      ;
; -1.017 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.281      ; 3.205      ;
; -1.015 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.289      ; 3.211      ;
; -1.013 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.289      ; 3.209      ;
; -1.012 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.284      ; 3.203      ;
; -1.011 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.204      ;
; -1.009 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.289      ; 3.205      ;
; -1.009 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.284      ; 3.200      ;
; -1.008 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.284      ; 3.199      ;
; -1.007 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.280      ; 3.194      ;
; -1.006 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.284      ; 3.197      ;
; -1.001 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.289      ; 3.197      ;
; -1.001 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.194      ;
; -1.001 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.280      ; 3.188      ;
; -0.999 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.192      ;
; -0.999 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.287      ; 3.193      ;
; -0.998 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.281      ; 3.186      ;
; -0.997 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.288      ; 3.192      ;
; -0.996 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.289      ; 3.192      ;
; -0.996 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.280      ; 3.183      ;
; -0.995 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.288      ; 3.190      ;
; -0.993 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.186      ;
; -0.993 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.186      ;
; -0.993 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.284      ; 3.184      ;
; -0.990 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.289      ; 3.186      ;
; -0.990 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.183      ;
; -0.990 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.287      ; 3.184      ;
; -0.990 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.288      ; 3.185      ;
; -0.989 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.281      ; 3.177      ;
; -0.988 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.280      ; 3.175      ;
; -0.987 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.281      ; 3.175      ;
; -0.986 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.431      ; 3.324      ;
; -0.986 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1.000        ; 1.286      ; 3.179      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'LED:led|LedCtrl:ledCtrl|shiftClk[1]'                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                       ; Launch Clock                 ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+
; -1.059 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.386      ;
; -1.048 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.425      ; 3.380      ;
; -1.033 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.425      ; 3.365      ;
; -1.026 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.425      ; 3.358      ;
; -1.021 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.425      ; 3.353      ;
; -1.005 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.423      ; 3.335      ;
; -0.996 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.423      ; 3.326      ;
; -0.969 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.296      ;
; -0.957 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.284      ;
; -0.956 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.415      ; 3.278      ;
; -0.956 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.283      ;
; -0.955 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.423      ; 3.285      ;
; -0.951 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.423      ; 3.281      ;
; -0.948 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.417      ; 3.272      ;
; -0.948 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.275      ;
; -0.947 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.274      ;
; -0.945 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.272      ;
; -0.943 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.270      ;
; -0.937 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.421      ; 3.265      ;
; -0.936 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.263      ;
; -0.933 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.260      ;
; -0.931 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.423      ; 3.261      ;
; -0.931 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.421      ; 3.259      ;
; -0.930 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.423      ; 3.260      ;
; -0.928 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.415      ; 3.250      ;
; -0.919 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.246      ;
; -0.916 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.423      ; 3.246      ;
; -0.913 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.240      ;
; -0.912 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.239      ;
; -0.907 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.419      ; 3.233      ;
; -0.905 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.232      ;
; -0.904 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.565      ; 3.376      ;
; -0.903 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.423      ; 3.233      ;
; -0.901 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.415      ; 3.223      ;
; -0.899 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.423      ; 3.229      ;
; -0.897 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.426      ; 3.230      ;
; -0.897 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.224      ;
; -0.896 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.223      ;
; -0.894 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.419      ; 3.220      ;
; -0.893 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.415      ; 3.215      ;
; -0.891 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.218      ;
; -0.890 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.217      ;
; -0.890 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.217      ;
; -0.889 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.415      ; 3.211      ;
; -0.888 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.215      ;
; -0.888 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.415      ; 3.210      ;
; -0.887 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.214      ;
; -0.885 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.421      ; 3.213      ;
; -0.885 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.212      ;
; -0.884 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.422      ; 3.213      ;
; -0.884 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.417      ; 3.208      ;
; -0.884 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.211      ;
; -0.883 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.415      ; 3.205      ;
; -0.880 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.207      ;
; -0.877 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.204      ;
; -0.872 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.199      ;
; -0.871 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.198      ;
; -0.870 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.197      ;
; -0.869 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.564      ; 3.340      ;
; -0.868 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.195      ;
; -0.863 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.415      ; 3.185      ;
; -0.863 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.421      ; 3.191      ;
; -0.862 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.423      ; 3.192      ;
; -0.860 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.423      ; 3.190      ;
; -0.856 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.183      ;
; -0.854 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.181      ;
; -0.851 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.178      ;
; -0.848 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.425      ; 3.180      ;
; -0.846 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.423      ; 3.176      ;
; -0.845 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.423      ; 3.175      ;
; -0.843 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.170      ;
; -0.843 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.415      ; 3.165      ;
; -0.842 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.423      ; 3.172      ;
; -0.842 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.169      ;
; -0.839 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.425      ; 3.171      ;
; -0.838 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.419      ; 3.164      ;
; -0.837 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.425      ; 3.169      ;
; -0.837 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.415      ; 3.159      ;
; -0.837 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.415      ; 3.159      ;
; -0.836 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.163      ;
; -0.835 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.162      ;
; -0.835 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.421      ; 3.163      ;
; -0.834 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.161      ;
; -0.833 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.426      ; 3.166      ;
; -0.833 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.415      ; 3.155      ;
; -0.833 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.415      ; 3.155      ;
; -0.832 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.419      ; 3.158      ;
; -0.831 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.415      ; 3.153      ;
; -0.831 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.158      ;
; -0.830 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.415      ; 3.152      ;
; -0.829 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.156      ;
; -0.828 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.155      ;
; -0.828 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.425      ; 3.160      ;
; -0.828 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.155      ;
; -0.826 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.153      ;
; -0.824 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.421      ; 3.152      ;
; -0.824 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.421      ; 3.152      ;
; -0.822 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.149      ;
; -0.821 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.420      ; 3.148      ;
; -0.819 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1.000        ; 1.421      ; 3.147      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'LED:led|LedCtrl:ledCtrl|shiftClk[2]'                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                       ; Launch Clock                 ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+
; -1.044 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.434      ; 3.385      ;
; -1.030 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.434      ; 3.371      ;
; -1.029 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.434      ; 3.370      ;
; -1.024 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.434      ; 3.365      ;
; -1.022 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.434      ; 3.363      ;
; -1.010 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.434      ; 3.351      ;
; -1.007 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.426      ; 3.340      ;
; -1.004 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.424      ; 3.335      ;
; -0.999 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.434      ; 3.340      ;
; -0.996 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.426      ; 3.329      ;
; -0.978 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.426      ; 3.311      ;
; -0.972 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.434      ; 3.313      ;
; -0.970 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.426      ; 3.303      ;
; -0.965 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.434      ; 3.306      ;
; -0.963 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.426      ; 3.296      ;
; -0.961 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.426      ; 3.294      ;
; -0.958 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.424      ; 3.289      ;
; -0.956 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.429      ; 3.292      ;
; -0.952 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.423      ; 3.282      ;
; -0.944 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.426      ; 3.277      ;
; -0.941 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.435      ; 3.283      ;
; -0.938 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.434      ; 3.279      ;
; -0.938 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.426      ; 3.271      ;
; -0.935 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.434      ; 3.276      ;
; -0.932 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.431      ; 3.270      ;
; -0.926 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.424      ; 3.257      ;
; -0.926 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.435      ; 3.268      ;
; -0.923 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[46]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.572      ; 3.402      ;
; -0.922 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.423      ; 3.252      ;
; -0.921 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.426      ; 3.254      ;
; -0.920 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.425      ; 3.252      ;
; -0.918 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.425      ; 3.250      ;
; -0.916 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.431      ; 3.254      ;
; -0.916 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.435      ; 3.258      ;
; -0.915 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.424      ; 3.246      ;
; -0.915 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.435      ; 3.257      ;
; -0.912 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.426      ; 3.245      ;
; -0.911 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.426      ; 3.244      ;
; -0.911 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.424      ; 3.242      ;
; -0.910 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.426      ; 3.243      ;
; -0.910 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.423      ; 3.240      ;
; -0.909 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.423      ; 3.239      ;
; -0.906 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.434      ; 3.247      ;
; -0.905 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.423      ; 3.235      ;
; -0.904 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.426      ; 3.237      ;
; -0.904 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.426      ; 3.237      ;
; -0.901 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.434      ; 3.242      ;
; -0.900 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.424      ; 3.231      ;
; -0.899 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.428      ; 3.234      ;
; -0.897 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.434      ; 3.238      ;
; -0.896 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.430      ; 3.233      ;
; -0.895 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.426      ; 3.228      ;
; -0.894 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.426      ; 3.227      ;
; -0.892 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.423      ; 3.222      ;
; -0.892 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.423      ; 3.222      ;
; -0.891 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.569      ; 3.367      ;
; -0.889 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.426      ; 3.222      ;
; -0.888 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.424      ; 3.219      ;
; -0.888 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.435      ; 3.230      ;
; -0.888 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.431      ; 3.226      ;
; -0.887 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.429      ; 3.223      ;
; -0.884 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.426      ; 3.217      ;
; -0.883 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.571      ; 3.361      ;
; -0.882 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.568      ; 3.357      ;
; -0.882 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.428      ; 3.217      ;
; -0.881 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.426      ; 3.214      ;
; -0.881 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.429      ; 3.217      ;
; -0.877 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.430      ; 3.214      ;
; -0.875 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.426      ; 3.208      ;
; -0.874 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.426      ; 3.207      ;
; -0.871 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.424      ; 3.202      ;
; -0.871 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.430      ; 3.208      ;
; -0.868 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.429      ; 3.204      ;
; -0.864 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.426      ; 3.197      ;
; -0.861 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.571      ; 3.339      ;
; -0.860 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.424      ; 3.191      ;
; -0.859 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.423      ; 3.189      ;
; -0.858 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.571      ; 3.336      ;
; -0.857 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.426      ; 3.190      ;
; -0.856 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.434      ; 3.197      ;
; -0.856 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.570      ; 3.333      ;
; -0.855 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.423      ; 3.185      ;
; -0.854 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.425      ; 3.186      ;
; -0.853 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.426      ; 3.186      ;
; -0.852 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.431      ; 3.190      ;
; -0.851 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.424      ; 3.182      ;
; -0.850 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.430      ; 3.187      ;
; -0.850 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.571      ; 3.328      ;
; -0.847 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.569      ; 3.323      ;
; -0.844 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.426      ; 3.177      ;
; -0.843 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.435      ; 3.185      ;
; -0.843 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.426      ; 3.176      ;
; -0.842 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.423      ; 3.172      ;
; -0.841 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.423      ; 3.171      ;
; -0.840 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.571      ; 3.318      ;
; -0.839 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.424      ; 3.170      ;
; -0.838 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.430      ; 3.175      ;
; -0.838 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.434      ; 3.179      ;
; -0.837 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.429      ; 3.173      ;
; -0.837 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1.000        ; 1.435      ; 3.179      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'LED:led|LedCtrl:ledCtrl|shiftClk[0]'                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                       ; Launch Clock                 ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+
; -0.947 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.420      ; 3.274      ;
; -0.939 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.418      ; 3.264      ;
; -0.932 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.414      ; 3.253      ;
; -0.924 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.421      ; 3.252      ;
; -0.923 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.418      ; 3.248      ;
; -0.923 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.417      ; 3.247      ;
; -0.910 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.419      ; 3.236      ;
; -0.910 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.414      ; 3.231      ;
; -0.901 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.418      ; 3.226      ;
; -0.896 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.417      ; 3.220      ;
; -0.887 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.418      ; 3.212      ;
; -0.886 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.423      ; 3.216      ;
; -0.886 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.419      ; 3.212      ;
; -0.881 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.420      ; 3.208      ;
; -0.880 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.419      ; 3.206      ;
; -0.878 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.418      ; 3.203      ;
; -0.870 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.421      ; 3.198      ;
; -0.859 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.418      ; 3.184      ;
; -0.858 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.423      ; 3.188      ;
; -0.854 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.417      ; 3.178      ;
; -0.851 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.423      ; 3.181      ;
; -0.848 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.419      ; 3.174      ;
; -0.848 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.418      ; 3.173      ;
; -0.848 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.417      ; 3.172      ;
; -0.847 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.414      ; 3.168      ;
; -0.846 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.414      ; 3.167      ;
; -0.843 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.418      ; 3.168      ;
; -0.841 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.418      ; 3.166      ;
; -0.840 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.419      ; 3.166      ;
; -0.839 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.419      ; 3.165      ;
; -0.837 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.419      ; 3.163      ;
; -0.834 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.414      ; 3.155      ;
; -0.833 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[46] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.417      ; 3.157      ;
; -0.832 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.423      ; 3.162      ;
; -0.832 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.419      ; 3.158      ;
; -0.831 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.418      ; 3.156      ;
; -0.829 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.418      ; 3.154      ;
; -0.826 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.419      ; 3.152      ;
; -0.826 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.418      ; 3.151      ;
; -0.823 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.419      ; 3.149      ;
; -0.821 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.423      ; 3.151      ;
; -0.821 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.423      ; 3.151      ;
; -0.820 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.423      ; 3.150      ;
; -0.819 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.419      ; 3.145      ;
; -0.817 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.413      ; 3.137      ;
; -0.817 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.423      ; 3.147      ;
; -0.809 ; LED:led|LedCtrl:ledCtrl|load[0]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.565      ; 3.281      ;
; -0.808 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.421      ; 3.136      ;
; -0.808 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.418      ; 3.133      ;
; -0.804 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.413      ; 3.124      ;
; -0.802 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.421      ; 3.130      ;
; -0.800 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.417      ; 3.124      ;
; -0.799 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.418      ; 3.124      ;
; -0.799 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[46] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.417      ; 3.123      ;
; -0.797 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.414      ; 3.118      ;
; -0.795 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.414      ; 3.116      ;
; -0.794 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.424      ; 3.125      ;
; -0.794 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.418      ; 3.119      ;
; -0.791 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.419      ; 3.117      ;
; -0.790 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.424      ; 3.121      ;
; -0.789 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.418      ; 3.114      ;
; -0.786 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.417      ; 3.110      ;
; -0.786 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.419      ; 3.112      ;
; -0.785 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.423      ; 3.115      ;
; -0.785 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.418      ; 3.110      ;
; -0.785 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.418      ; 3.110      ;
; -0.784 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.418      ; 3.109      ;
; -0.783 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.418      ; 3.108      ;
; -0.782 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.423      ; 3.112      ;
; -0.781 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.418      ; 3.106      ;
; -0.780 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.418      ; 3.105      ;
; -0.779 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.416      ; 3.102      ;
; -0.779 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.424      ; 3.110      ;
; -0.778 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.423      ; 3.108      ;
; -0.777 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.418      ; 3.102      ;
; -0.773 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.421      ; 3.101      ;
; -0.772 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.412      ; 3.091      ;
; -0.771 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.415      ; 3.093      ;
; -0.771 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.418      ; 3.096      ;
; -0.770 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.420      ; 3.097      ;
; -0.770 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.415      ; 3.092      ;
; -0.769 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.423      ; 3.099      ;
; -0.769 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.419      ; 3.095      ;
; -0.768 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.419      ; 3.094      ;
; -0.768 ; LED:led|LedCtrl:ledCtrl|load[0]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.563      ; 3.238      ;
; -0.767 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.413      ; 3.087      ;
; -0.767 ; LED:led|LedCtrl:ledCtrl|load[0]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.563      ; 3.237      ;
; -0.764 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.423      ; 3.094      ;
; -0.764 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.423      ; 3.094      ;
; -0.763 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.414      ; 3.084      ;
; -0.762 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.419      ; 3.088      ;
; -0.762 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.419      ; 3.088      ;
; -0.761 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.424      ; 3.092      ;
; -0.761 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.421      ; 3.089      ;
; -0.761 ; LED:led|LedCtrl:ledCtrl|load[0]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.563      ; 3.231      ;
; -0.761 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.417      ; 3.085      ;
; -0.761 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.419      ; 3.087      ;
; -0.761 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.419      ; 3.087      ;
; -0.759 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.420      ; 3.086      ;
; -0.759 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29] ; pll|altpll_0|sd1|pll7|clk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1.000        ; 1.419      ; 3.085      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                      ;
+--------+-------------------------------------+----------------------------------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                            ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+----------------------------------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; -0.043 ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0]                ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.500        ; -0.235     ; 0.350      ;
; -0.043 ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1]                ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.500        ; -0.235     ; 0.350      ;
; -0.043 ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2]                ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.500        ; -0.235     ; 0.350      ;
; -0.043 ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3]                ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.500        ; -0.235     ; 0.350      ;
; 0.475  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0]                ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; pll|altpll_0|sd1|pll7|clk[1] ; 1.000        ; -0.235     ; 0.332      ;
; 0.475  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1]                ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 1.000        ; -0.235     ; 0.332      ;
; 0.475  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2]                ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; pll|altpll_0|sd1|pll7|clk[1] ; 1.000        ; -0.235     ; 0.332      ;
; 0.475  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3]                ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; pll|altpll_0|sd1|pll7|clk[1] ; 1.000        ; -0.235     ; 0.332      ;
; 1.957  ; LED:led|ledCmdStart_SDRAM           ; LED:led|ledCmdStart_pipe                           ; pll|altpll_0|sd1|pll7|clk[0]        ; pll|altpll_0|sd1|pll7|clk[1] ; 2.778        ; -0.089     ; 0.719      ;
; 20.949 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftCnt[5]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 2.622      ;
; 20.949 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftCnt[0]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 2.622      ;
; 20.949 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftCnt[1]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 2.622      ;
; 20.949 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftCnt[2]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 2.622      ;
; 20.949 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftCnt[3]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 2.622      ;
; 20.949 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftCnt[4]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 2.622      ;
; 20.986 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cntEven[0]                 ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.384     ; 2.577      ;
; 20.986 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cntEven[1]                 ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.384     ; 2.577      ;
; 20.986 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cntEven[2]                 ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.384     ; 2.577      ;
; 20.986 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cntEven[3]                 ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.384     ; 2.577      ;
; 20.986 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cntEven[4]                 ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.384     ; 2.577      ;
; 21.071 ; LED:led|LedCtrl:ledCtrl|load[2]     ; LED:led|LedCtrl:ledCtrl|load[2]                    ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -0.036     ; 3.880      ;
; 21.367 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cnt[4]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 2.204      ;
; 21.367 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cnt[0]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 2.204      ;
; 21.367 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cnt[1]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 2.204      ;
; 21.367 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cnt[2]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 2.204      ;
; 21.367 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|cnt[3]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 2.204      ;
; 21.376 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftClk[3]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.386     ; 2.185      ;
; 21.376 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|load[3]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.386     ; 2.185      ;
; 21.376 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftClk[2]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.386     ; 2.185      ;
; 21.376 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftClk[1]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.386     ; 2.185      ;
; 21.376 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|load[1]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.386     ; 2.185      ;
; 21.376 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|shiftClk[0]                ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.386     ; 2.185      ;
; 21.376 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|load[0]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.386     ; 2.185      ;
; 21.457 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|hi[0]                      ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.385     ; 2.105      ;
; 21.457 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|hi[1]                      ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.385     ; 2.105      ;
; 21.479 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|data[7]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 2.093      ;
; 21.479 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|data[4]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 2.093      ;
; 21.521 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[0]    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 2.051      ;
; 21.521 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[7]    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 2.051      ;
; 21.521 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[2]    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 2.051      ;
; 21.521 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[1]    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 2.051      ;
; 21.521 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[4]    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 2.051      ;
; 21.521 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[5]    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 2.051      ;
; 21.521 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[3]    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 2.051      ;
; 21.521 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[6]    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 2.051      ;
; 21.528 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.1001               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.386     ; 2.033      ;
; 21.533 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[1]   ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 2.038      ;
; 21.533 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]   ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 2.038      ;
; 21.533 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[3]   ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 2.038      ;
; 21.533 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[0]   ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 2.038      ;
; 21.533 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[2]   ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 2.038      ;
; 21.590 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.00 ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 1.981      ;
; 21.660 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.0010               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.385     ; 1.902      ;
; 21.661 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|len[2]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 1.911      ;
; 21.661 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|data[5]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 1.911      ;
; 21.662 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|cnt[0]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 1.909      ;
; 21.662 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|cnt[3]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 1.909      ;
; 21.662 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|cnt[1]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 1.909      ;
; 21.662 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|cnt[2]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 1.909      ;
; 21.662 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|cnt[5]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 1.909      ;
; 21.662 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|cnt[4]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 1.909      ;
; 21.666 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|cntTLC5955[0]              ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 1.905      ;
; 21.666 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|cntTLC5955[1]              ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 1.905      ;
; 21.709 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|SCLK                       ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.385     ; 1.853      ;
; 21.709 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.0011               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.385     ; 1.853      ;
; 21.709 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.0001               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.385     ; 1.853      ;
; 21.709 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|LAT                        ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.385     ; 1.853      ;
; 21.719 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 1.852      ;
; 21.756 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.1000               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 1.815      ;
; 21.777 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.0000               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 1.794      ;
; 21.785 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.0110               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 1.786      ;
; 21.791 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.0111               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 1.780      ;
; 21.815 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|data[2]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 1.756      ;
; 21.815 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|start                      ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 1.756      ;
; 21.850 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|busy                       ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.383     ; 1.714      ;
; 21.861 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|len[0]                     ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 1.710      ;
; 21.861 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.1010               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.385     ; 1.701      ;
; 21.889 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|load[2]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.381     ; 1.677      ;
; 21.892 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01 ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 1.679      ;
; 21.892 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|DONE       ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 1.679      ;
; 21.892 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|LAT                        ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 1.679      ;
; 21.968 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|data[6]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 1.604      ;
; 21.968 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|data[3]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 1.604      ;
; 21.968 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|data[1]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 1.604      ;
; 21.968 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|data[0]                    ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 1.604      ;
; 21.975 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.1001               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 1.596      ;
; 21.976 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|SCLK       ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 1.595      ;
; 22.014 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.0000               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 1.558      ;
; 22.034 ; Reset:reset|nReset                  ; LED:led|LedCtrl:ledCtrl|m_state.0100               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 1.538      ;
; 22.052 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|initDone                   ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 1.520      ;
; 22.052 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.1010               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 1.520      ;
; 22.052 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.0001               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 1.520      ;
; 22.052 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.0101               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 1.520      ;
; 22.052 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.0100               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 1.520      ;
; 22.052 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|controlSentOnce            ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 1.520      ;
; 22.060 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.0110               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 1.512      ;
; 22.060 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.0010               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 1.512      ;
; 22.060 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.0011               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 1.512      ;
; 22.060 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|i_state.0111               ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.375     ; 1.512      ;
; 22.087 ; Reset:reset|nReset                  ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.10 ; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1] ; 25.000       ; -1.376     ; 1.484      ;
+--------+-------------------------------------+----------------------------------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 1.621 ; LED:led|LedCtrl:ledCtrl|busy                                                                                ; LED:led|state[2]                              ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; 2.777        ; -0.088     ; 1.055      ;
; 1.777 ; LED:led|LedCtrl:ledCtrl|busy                                                                                ; LED:led|state[0]                              ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; 2.777        ; -0.093     ; 0.894      ;
; 1.968 ; LED:led|LedCtrl:ledCtrl|busy                                                                                ; LED:led|ledCmdStart_SDRAM                     ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; 2.777        ; -0.088     ; 0.708      ;
; 2.027 ; LED:led|ledCmdStart_SPI                                                                                     ; LED:led|ledCmdStart_ack_pipe                  ; pll|altpll_0|sd1|pll7|clk[1] ; pll|altpll_0|sd1|pll7|clk[0] ; 2.777        ; -0.097     ; 0.640      ;
; 6.131 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.043     ; 4.876      ;
; 6.289 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.053     ; 4.709      ;
; 6.350 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 4.655      ;
; 6.440 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 4.565      ;
; 6.452 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.055     ; 4.544      ;
; 6.461 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 4.544      ;
; 6.465 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 4.540      ;
; 6.544 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.042     ; 4.464      ;
; 6.546 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[35] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.043     ; 4.461      ;
; 6.576 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[36] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.042     ; 4.432      ;
; 6.588 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[41] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.042     ; 4.420      ;
; 6.609 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.048     ; 4.393      ;
; 6.650 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[1]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 4.334      ;
; 6.702 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 4.297      ;
; 6.704 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[35] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.053     ; 4.294      ;
; 6.707 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.060     ; 4.284      ;
; 6.713 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.046     ; 4.291      ;
; 6.715 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[38] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.043     ; 4.292      ;
; 6.718 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 4.266      ;
; 6.732 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[1]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 4.273      ;
; 6.734 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[28] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 4.271      ;
; 6.734 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[36] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 4.265      ;
; 6.735 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[10]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 4.271      ;
; 6.746 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[41] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.052     ; 4.253      ;
; 6.763 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 4.243      ;
; 6.765 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[35] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 4.240      ;
; 6.766 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 4.240      ;
; 6.776 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[6]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.051     ; 4.224      ;
; 6.779 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.075     ; 4.185      ;
; 6.779 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.075     ; 4.185      ;
; 6.795 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[36] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 4.211      ;
; 6.807 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[41] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 4.199      ;
; 6.810 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.038     ; 4.202      ;
; 6.814 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.038     ; 4.198      ;
; 6.820 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[37] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.043     ; 4.187      ;
; 6.821 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[39] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.043     ; 4.186      ;
; 6.825 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[29] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 4.180      ;
; 6.853 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 4.153      ;
; 6.855 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[35] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 4.150      ;
; 6.865 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.054     ; 4.132      ;
; 6.867 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[35] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.055     ; 4.129      ;
; 6.867 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[34] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.038     ; 4.145      ;
; 6.869 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[32] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.038     ; 4.143      ;
; 6.872 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.046     ; 4.132      ;
; 6.873 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[38] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.053     ; 4.125      ;
; 6.874 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 4.132      ;
; 6.876 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[35] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 4.129      ;
; 6.878 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[13]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 4.128      ;
; 6.878 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 4.128      ;
; 6.880 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[35] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 4.125      ;
; 6.885 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[36] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 4.121      ;
; 6.886 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.046     ; 4.118      ;
; 6.892 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[28] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.055     ; 4.104      ;
; 6.897 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[41] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 4.109      ;
; 6.897 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[36] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.054     ; 4.100      ;
; 6.902 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[27] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 4.103      ;
; 6.906 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[36] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 4.100      ;
; 6.909 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[41] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.054     ; 4.088      ;
; 6.910 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.048     ; 4.093      ;
; 6.910 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[36] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 4.096      ;
; 6.918 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[41] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 4.088      ;
; 6.920 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[38] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 4.086      ;
; 6.922 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[41] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 4.084      ;
; 6.924 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[37] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 4.082      ;
; 6.924 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.054     ; 4.073      ;
; 6.934 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[38] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 4.071      ;
; 6.941 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[39] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 4.065      ;
; 6.953 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[28] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.047     ; 4.050      ;
; 6.966 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[34] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.038     ; 4.046      ;
; 6.968 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[31] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.048     ; 4.035      ;
; 6.972 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_5 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.059     ; 4.008      ;
; 6.972 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_6 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.059     ; 4.008      ;
; 6.972 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.048     ; 4.031      ;
; 6.974 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[42] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.038     ; 4.038      ;
; 6.974 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|step[25]          ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.376     ; 2.708      ;
; 6.974 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|step[26]          ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.376     ; 2.708      ;
; 6.974 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|step[27]          ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.376     ; 2.708      ;
; 6.974 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|step[28]          ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.376     ; 2.708      ;
; 6.974 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|step[29]          ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.376     ; 2.708      ;
; 6.974 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|step[30]          ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.376     ; 2.708      ;
; 6.974 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|step[31]          ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.376     ; 2.708      ;
; 6.974 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|step[32]          ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.376     ; 2.708      ;
; 6.974 ; Reset:reset|nReset                                                                                          ; LED:led|TurnTimer:turnTimer|step[33]          ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.376     ; 2.708      ;
; 6.978 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[37] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.053     ; 4.020      ;
; 6.979 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[39] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.053     ; 4.019      ;
; 6.983 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[29] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.055     ; 4.013      ;
; 6.984 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[30] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.038     ; 4.028      ;
; 6.985 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[40] ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.046     ; 4.019      ;
; 6.988 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address  ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[14]      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 4.018      ;
; 6.999 ; Reset:reset|nReset                                                                                          ; writeWordAddress[0]                           ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.377     ; 2.682      ;
; 6.999 ; Reset:reset|nReset                                                                                          ; writeWordAddress[1]                           ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.377     ; 2.682      ;
; 6.999 ; Reset:reset|nReset                                                                                          ; writeWordAddress[2]                           ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.377     ; 2.682      ;
; 6.999 ; Reset:reset|nReset                                                                                          ; writeWordAddress[3]                           ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.377     ; 2.682      ;
; 6.999 ; Reset:reset|nReset                                                                                          ; writeWordAddress[4]                           ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.377     ; 2.682      ;
; 6.999 ; Reset:reset|nReset                                                                                          ; writeWordAddress[5]                           ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.377     ; 2.682      ;
; 6.999 ; Reset:reset|nReset                                                                                          ; writeWordAddress[6]                           ; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -1.377     ; 2.682      ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_10M'                                                                                      ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; 98.733 ; LED:led|mag          ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 1.218      ;
; 98.827 ; LED:led|magFilter[1] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 1.124      ;
; 98.934 ; LED:led|magFilter[5] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 1.017      ;
; 98.938 ; LED:led|magFilter[3] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 1.013      ;
; 98.994 ; LED:led|magFilter[0] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.957      ;
; 98.997 ; LED:led|magFilter[4] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.954      ;
; 99.024 ; LED:led|magFilter[6] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.927      ;
; 99.109 ; LED:led|magFilter[2] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.842      ;
; 99.194 ; LED:led|magFilter[7] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.757      ;
; 99.318 ; Reset:reset|cnt[0]   ; Reset:reset|nReset   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.633      ;
; 99.338 ; Reset:reset|cnt[2]   ; Reset:reset|nReset   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.613      ;
; 99.346 ; Reset:reset|cnt[1]   ; Reset:reset|cnt[2]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.605      ;
; 99.395 ; Reset:reset|cnt[0]   ; Reset:reset|cnt[1]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.037     ; 0.555      ;
; 99.410 ; Reset:reset|cnt[1]   ; Reset:reset|nReset   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.541      ;
; 99.425 ; Reset:reset|cnt[1]   ; Reset:reset|cnt[0]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.037     ; 0.525      ;
; 99.433 ; LED:led|magFilter[6] ; LED:led|magFilter[7] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.518      ;
; 99.468 ; Reset:reset|cnt[2]   ; Reset:reset|cnt[1]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.037     ; 0.482      ;
; 99.472 ; Reset:reset|cnt[2]   ; Reset:reset|cnt[0]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.037     ; 0.478      ;
; 99.473 ; Reset:reset|cnt[0]   ; Reset:reset|cnt[2]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.478      ;
; 99.495 ; LED:led|magFilter[2] ; LED:led|magFilter[3] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.456      ;
; 99.504 ; LED:led|magFilter[5] ; LED:led|magFilter[6] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.447      ;
; 99.505 ; LED:led|magFilter[1] ; LED:led|magFilter[2] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.446      ;
; 99.572 ; LED:led|magFilter[3] ; LED:led|magFilter[4] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.379      ;
; 99.572 ; LED:led|magFilter[0] ; LED:led|magFilter[1] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.379      ;
; 99.573 ; LED:led|magFilter[4] ; LED:led|magFilter[5] ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.378      ;
; 99.591 ; Reset:reset|cnt[1]   ; Reset:reset|cnt[1]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.037     ; 0.359      ;
; 99.591 ; Reset:reset|cnt[0]   ; Reset:reset|cnt[0]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.037     ; 0.359      ;
; 99.601 ; Reset:reset|cnt[2]   ; Reset:reset|cnt[2]   ; CLK_10M      ; CLK_10M     ; 100.000      ; -0.036     ; 0.350      ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                                  ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; 0.008 ; LED:led|LedCtrl:ledCtrl|shiftClk[0]                ; LED:led|LedCtrl:ledCtrl|shiftClk[0]                                                                                      ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.010      ; 0.307      ;
; 0.008 ; LED:led|LedCtrl:ledCtrl|shiftClk[1]                ; LED:led|LedCtrl:ledCtrl|shiftClk[1]                                                                                      ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.010      ; 0.307      ;
; 0.008 ; LED:led|LedCtrl:ledCtrl|shiftClk[2]                ; LED:led|LedCtrl:ledCtrl|shiftClk[2]                                                                                      ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.010      ; 0.307      ;
; 0.008 ; LED:led|LedCtrl:ledCtrl|shiftClk[3]                ; LED:led|LedCtrl:ledCtrl|shiftClk[3]                                                                                      ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.010      ; 0.307      ;
; 0.186 ; LED:led|LedCtrl:ledCtrl|load[3]                    ; LED:led|LedCtrl:ledCtrl|load[3]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|LedCtrl:ledCtrl|load[1]                    ; LED:led|LedCtrl:ledCtrl|load[1]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|LedCtrl:ledCtrl|load[0]                    ; LED:led|LedCtrl:ledCtrl|load[0]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|LedCtrl:ledCtrl|SCLK                       ; LED:led|LedCtrl:ledCtrl|SCLK                                                                                             ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|LedCtrl:ledCtrl|hi[1]                      ; LED:led|LedCtrl:ledCtrl|hi[1]                                                                                            ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|data[1]                    ; LED:led|InitLed:initLed|data[1]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|data[2]                    ; LED:led|InitLed:initLed|data[2]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|data[0]                    ; LED:led|InitLed:initLed|data[0]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|initDone                   ; LED:led|InitLed:initLed|initDone                                                                                         ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|LAT                        ; LED:led|InitLed:initLed|LAT                                                                                              ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|start                      ; LED:led|InitLed:initLed|start                                                                                            ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|i_state.0100               ; LED:led|InitLed:initLed|i_state.0100                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|i_state.0101               ; LED:led|InitLed:initLed|i_state.0101                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|i_state.0001               ; LED:led|InitLed:initLed|i_state.0001                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|i_state.1010               ; LED:led|InitLed:initLed|i_state.1010                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|InitLed:initLed|controlSentOnce            ; LED:led|InitLed:initLed|controlSentOnce                                                                                  ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; LED:led|InitLed:initLed|cntTLC5955[0]              ; LED:led|InitLed:initLed|cntTLC5955[0]                                                                                    ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LED:led|InitLed:initLed|cntTLC5955[1]              ; LED:led|InitLed:initLed|cntTLC5955[1]                                                                                    ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LED:led|InitLed:initLed|len[0]                     ; LED:led|InitLed:initLed|len[0]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LED:led|LedCtrl:ledCtrl|m_state.0000               ; LED:led|LedCtrl:ledCtrl|m_state.0000                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LED:led|InitLed:initLed|i_state.0111               ; LED:led|InitLed:initLed|i_state.0111                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LED:led|InitLed:initLed|i_state.0110               ; LED:led|InitLed:initLed|i_state.0110                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LED:led|InitLed:initLed|i_state.0010               ; LED:led|InitLed:initLed|i_state.0010                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LED:led|InitLed:initLed|i_state.0011               ; LED:led|InitLed:initLed|i_state.0011                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; LED:led|ledCmdStart_pipe                           ; LED:led|ledCmdStart_SPI                                                                                                  ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; LED:led|LedCtrl:ledCtrl|hi[0]                      ; LED:led|LedCtrl:ledCtrl|hi[0]                                                                                            ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; LED:led|LedCtrl:ledCtrl|m_state.1010               ; LED:led|LedCtrl:ledCtrl|m_state.0010                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.196 ; LED:led|LedCtrl:ledCtrl|shiftCnt[5]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[5]                                                                                      ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; LED:led|LedCtrl:ledCtrl|m_state.0110               ; LED:led|LedCtrl:ledCtrl|m_state.0111                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.204 ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01 ; LED:led|InitLed:initLed|TLC5955:tlc5955|SCLK                                                                             ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; LED:led|ledCmdStart_SPI                            ; LED:led|ledCmdStart_last                                                                                                 ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; LED:led|InitLed:initLed|cntTLC5955[0]              ; LED:led|InitLed:initLed|cntTLC5955[1]                                                                                    ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.326      ;
; 0.209 ; LED:led|LedCtrl:ledCtrl|cnt[4]                     ; LED:led|LedCtrl:ledCtrl|cnt[4]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.329      ;
; 0.213 ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; LED:led|LedCtrl:ledCtrl|m_state.0110                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.333      ;
; 0.213 ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]                                                                         ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.333      ;
; 0.216 ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.00                                                                       ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.336      ;
; 0.217 ; LED:led|ledCmdStart                                ; LED:led|LedCtrl:ledCtrl|m_state.0000                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.337      ;
; 0.258 ; LED:led|LedCtrl:ledCtrl|m_state.0001               ; LED:led|LedCtrl:ledCtrl|m_state.1010                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.379      ;
; 0.262 ; LED:led|InitLed:initLed|data[4]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[4]                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.383      ;
; 0.266 ; LED:led|ledCmdStart_last                           ; LED:led|ledCmdStart                                                                                                      ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; LED:led|InitLed:initLed|data[1]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[1]                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; LED:led|InitLed:initLed|data[0]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[0]                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.268 ; LED:led|InitLed:initLed|data[5]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[5]                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.389      ;
; 0.271 ; LED:led|InitLed:initLed|i_state.1000               ; LED:led|InitLed:initLed|LAT                                                                                              ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; LED:led|InitLed:initLed|i_state.0000               ; LED:led|InitLed:initLed|data[7]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; LED:led|InitLed:initLed|i_state.0000               ; LED:led|InitLed:initLed|data[4]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.394      ;
; 0.274 ; LED:led|InitLed:initLed|data[3]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[3]                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.395      ;
; 0.284 ; LED:led|InitLed:initLed|data[6]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[6]                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.405      ;
; 0.287 ; LED:led|InitLed:initLed|i_state.0110               ; LED:led|InitLed:initLed|len[2]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.407      ;
; 0.288 ; LED:led|InitLed:initLed|i_state.0110               ; LED:led|InitLed:initLed|data[5]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.408      ;
; 0.298 ; LED:led|LedCtrl:ledCtrl|cntEven[0]                 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.185      ; 0.587      ;
; 0.298 ; LED:led|LedCtrl:ledCtrl|shiftCnt[3]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[3]                                                                                      ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; LED:led|LedCtrl:ledCtrl|shiftCnt[1]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[1]                                                                                      ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; LED:led|InitLed:initLed|controlSentOnce            ; LED:led|InitLed:initLed|i_state.1010                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.300 ; LED:led|LedCtrl:ledCtrl|shiftCnt[4]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[4]                                                                                      ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; LED:led|LedCtrl:ledCtrl|shiftCnt[2]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[2]                                                                                      ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.303 ; LED:led|InitLed:initLed|cnt[3]                     ; LED:led|InitLed:initLed|cnt[3]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; LED:led|InitLed:initLed|cnt[2]                     ; LED:led|InitLed:initLed|cnt[2]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; LED:led|InitLed:initLed|cnt[5]                     ; LED:led|InitLed:initLed|cnt[5]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.306 ; LED:led|LedCtrl:ledCtrl|cntEven[3]                 ; LED:led|LedCtrl:ledCtrl|cntEven[3]                                                                                       ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; LED:led|LedCtrl:ledCtrl|cntEven[2]                 ; LED:led|LedCtrl:ledCtrl|cntEven[2]                                                                                       ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; LED:led|LedCtrl:ledCtrl|cntEven[4]                 ; LED:led|LedCtrl:ledCtrl|cntEven[4]                                                                                       ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; LED:led|LedCtrl:ledCtrl|cntEven[1]                 ; LED:led|LedCtrl:ledCtrl|cntEven[1]                                                                                       ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; LED:led|InitLed:initLed|i_state.1010               ; LED:led|InitLed:initLed|initDone                                                                                         ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; LED:led|InitLed:initLed|cnt[1]                     ; LED:led|InitLed:initLed|cnt[1]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; LED:led|LedCtrl:ledCtrl|shiftCnt[0]                ; LED:led|LedCtrl:ledCtrl|shiftCnt[0]                                                                                      ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; LED:led|LedCtrl:ledCtrl|hi[0]                      ; LED:led|LedCtrl:ledCtrl|hi[1]                                                                                            ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; LED:led|InitLed:initLed|i_state.0100               ; LED:led|InitLed:initLed|i_state.0101                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; LED:led|LedCtrl:ledCtrl|cnt[3]                     ; LED:led|LedCtrl:ledCtrl|cnt[3]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; LED:led|LedCtrl:ledCtrl|cnt[1]                     ; LED:led|LedCtrl:ledCtrl|cnt[1]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; LED:led|LedCtrl:ledCtrl|cnt[4]                     ; LED:led|LedCtrl:ledCtrl|m_state.0110                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; LED:led|InitLed:initLed|cnt[4]                     ; LED:led|InitLed:initLed|cnt[4]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.433      ;
; 0.312 ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[1]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[1]                                                                         ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; LED:led|InitLed:initLed|cnt[0]                     ; LED:led|InitLed:initLed|cnt[0]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.434      ;
; 0.313 ; LED:led|InitLed:initLed|i_state.1000               ; LED:led|InitLed:initLed|i_state.1001                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.434      ;
; 0.313 ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[2]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[2]                                                                         ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.433      ;
; 0.317 ; LED:led|LedCtrl:ledCtrl|cntEven[0]                 ; LED:led|LedCtrl:ledCtrl|cntEven[0]                                                                                       ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; LED:led|InitLed:initLed|start                      ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.01                                                                       ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[4]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|m_state.10                                                                       ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; LED:led|LedCtrl:ledCtrl|cnt[0]                     ; LED:led|LedCtrl:ledCtrl|cnt[0]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; LED:led|InitLed:initLed|controlSentOnce            ; LED:led|InitLed:initLed|i_state.0000                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.441      ;
; 0.325 ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[3]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[3]                                                                         ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.445      ;
; 0.325 ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[0]   ; LED:led|InitLed:initLed|TLC5955:tlc5955|txLen[0]                                                                         ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.445      ;
; 0.329 ; LED:led|InitLed:initLed|i_state.0000               ; LED:led|InitLed:initLed|i_state.0001                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.450      ;
; 0.330 ; LED:led|InitLed:initLed|i_state.0010               ; LED:led|InitLed:initLed|i_state.0011                                                                                     ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.450      ;
; 0.332 ; LED:led|InitLed:initLed|i_state.0100               ; LED:led|InitLed:initLed|data[4]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.453      ;
; 0.334 ; LED:led|InitLed:initLed|data[7]                    ; LED:led|InitLed:initLed|TLC5955:tlc5955|data[7]                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.455      ;
; 0.336 ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; LED:led|LedCtrl:ledCtrl|cnt[3]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.456      ;
; 0.336 ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; LED:led|LedCtrl:ledCtrl|cnt[2]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.456      ;
; 0.336 ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; LED:led|LedCtrl:ledCtrl|cnt[1]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.456      ;
; 0.336 ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; LED:led|LedCtrl:ledCtrl|cnt[0]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.456      ;
; 0.336 ; LED:led|LedCtrl:ledCtrl|m_state.0101               ; LED:led|LedCtrl:ledCtrl|cnt[4]                                                                                           ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.456      ;
; 0.343 ; LED:led|LedCtrl:ledCtrl|cntEven[2]                 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.185      ; 0.632      ;
; 0.349 ; LED:led|LedCtrl:ledCtrl|m_state.1001               ; LED:led|LedCtrl:ledCtrl|load[1]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.470      ;
; 0.350 ; LED:led|LedCtrl:ledCtrl|m_state.1001               ; LED:led|LedCtrl:ledCtrl|load[3]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.471      ;
; 0.351 ; LED:led|LedCtrl:ledCtrl|m_state.1001               ; LED:led|LedCtrl:ledCtrl|load[0]                                                                                          ; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.472      ;
+-------+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.179 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a3                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a8                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a6                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a7                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a4                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a5                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.181 ; LED:led|readData_d[2]                                                                                                                      ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a0~porta_datain_reg0                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 0.514      ;
; 0.186 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a2                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a1                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[1] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[1] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; LED:led|TurnTimer:turnTimer|valid                                                                                                          ; LED:led|TurnTimer:turnTimer|valid                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|TurnTimer:turnTimer|i_state[0]                                                                                                     ; LED:led|TurnTimer:turnTimer|i_state[0]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|TurnTimer:turnTimer|magValid                                                                                                       ; LED:led|TurnTimer:turnTimer|magValid                                                                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[2]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[2]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.010000000                                                                                             ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.010000000                                                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|active_cs_n                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|active_cs_n                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; writeCnt[3]                                                                                                                                ; writeCnt[3]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; writeCnt[2]                                                                                                                                ; writeCnt[2]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; writeCnt[1]                                                                                                                                ; writeCnt[1]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; readRequestCnt[2]                                                                                                                          ; readRequestCnt[2]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; readRequestCnt[1]                                                                                                                          ; readRequestCnt[1]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.100000000                                                                                            ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.100000000                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[1]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[1]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000100000                                                                                            ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000100000                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[2]                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[2]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.010                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.010                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[1]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[1]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[2]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[2]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED:led|TurnTimer:turnTimer|rowChange                                                                                                      ; LED:led|TurnTimer:turnTimer|rowChange                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; LED:led|TurnTimer:turnTimer|magIdx[2]                                                                                                      ; LED:led|TurnTimer:turnTimer|magIdx[2]                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LED:led|TurnTimer:turnTimer|magIdx[1]                                                                                                      ; LED:led|TurnTimer:turnTimer|magIdx[1]                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LED:led|TurnTimer:turnTimer|magIdx[0]                                                                                                      ; LED:led|TurnTimer:turnTimer|magIdx[0]                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LED:led|state[0]                                                                                                                           ; LED:led|state[0]                                                                                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LED:led|state[2]                                                                                                                           ; LED:led|state[2]                                                                                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LED:led|rowChangeAck                                                                                                                       ; LED:led|rowChangeAck                                                                                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; burstCnt[1]                                                                                                                                ; burstCnt[1]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; burstCnt[2]                                                                                                                                ; burstCnt[2]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; m_state[0]                                                                                                                                 ; m_state[0]                                                                                                                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|ack_refresh_request                                                                                          ; SDRAM:sdram|SDRAM_SDRAM:sdram|ack_refresh_request                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[1]                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[1]                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[0]                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[0]                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|wr_address                                 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|wr_address                                 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; readRequestCnt[3]                                                                                                                          ; readRequestCnt[3]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000001                                                                                            ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000001                                                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_request                                                                                              ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_request                                                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|init_done                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|init_done                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[0]                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[0]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[1]                                                                                                    ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[1]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[6] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[6] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.316      ;
; 0.188 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[4] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[4] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.317      ;
; 0.193 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[2] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[2] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a[0] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[0] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; writeCnt[0]                                                                                                                                ; writeCnt[0]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; readRequestCnt[0]                                                                                                                          ; readRequestCnt[0]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; burstCnt[0]                                                                                                                                ; burstCnt[0]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; LED:led|ledCmdStart_ack_pipe                                                                                                               ; LED:led|ledCmdStart_ack                                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                                                   ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[3] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|dffpipe_1v8:rs_bwp|dffe13a[2]                               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; writeCnt[2]                                                                                                                                ; writeCnt[3]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe14|dffe16a[3] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|dffpipe_1v8:rs_bwp|dffe13a[3]                               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; writeWordAddress[21]                                                                                                                       ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[39]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; LED:led|addressOdd[22]                                                                                                                     ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[40]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; LED:led|TurnTimer:turnTimer|rowChange1                                                                                                     ; LED:led|TurnTimer:turnTimer|rowChange                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; writeWordAddress[20]                                                                                                                       ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[38]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; LED:led|addressOdd[6]                                                                                                                      ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[24]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; writeWordAddress[10]                                                                                                                       ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[28]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; writeWordAddress[17]                                                                                                                       ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_0[35]                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; readRequestCnt[0]                                                                                                                          ; readRequestCnt[2]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.201 ; LED:led|TurnTimer:turnTimer|magIdx[0]                                                                                                      ; LED:led|TurnTimer:turnTimer|magIdx[2]                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; readRequestCnt[0]                                                                                                                          ; readRequestCnt[1]                                                                                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.323      ;
; 0.204 ; LED:led|TurnTimer:turnTimer|magIdx[0]                                                                                                      ; LED:led|TurnTimer:turnTimer|magIdx[1]                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; LED:led|bufAddress[6]                                                                                                                      ; LED:led|bufAddress[6]                                                                                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.208 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; writeCnt[1]                                                                                                                                ; writeCnt[2]                                                                                                                                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.227 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[0]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.347      ;
; 0.227 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_refs[1]                                                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.347      ;
; 0.228 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.349      ;
; 0.229 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.349      ;
; 0.230 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.111                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.351      ;
; 0.230 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                                                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.350      ;
; 0.231 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.351      ;
; 0.236 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.357      ;
; 0.237 ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                                                  ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.111                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.358      ;
; 0.241 ; LED:led|readData_d[7]                                                                                                                      ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|ram_block1a0~porta_datain_reg0                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 0.579      ;
; 0.252 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity7a[2]                 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6                         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.254 ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entry_1[23]                                ; SDRAM:sdram|SDRAM_SDRAM:sdram|active_addr[5]                                                                                               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[1]~_Duplicate_1                                                                                        ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[0]                                                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PIXCLK'                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.202      ; 0.487      ;
; 0.182 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.192      ; 0.478      ;
; 0.192 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.202      ; 0.498      ;
; 0.194 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.165      ; 0.443      ;
; 0.199 ; DVI:dvi|v_state.01                                                                                                          ; DVI:dvi|v_state.01                                                                                                                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; DVI:dvi|vsyncFound                                                                                                          ; DVI:dvi|vsyncFound                                                                                                                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; DVI:dvi|v_state.00                                                                                                          ; DVI:dvi|v_state.00                                                                                                                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; DVI:dvi|refreshCnt[0]                                                                                                       ; DVI:dvi|refreshCnt[0]                                                                                                                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; DVI:dvi|refreshCnt[1]                                                                                                       ; DVI:dvi|refreshCnt[1]                                                                                                                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; DVI:dvi|refreshCnt[2]                                                                                                       ; DVI:dvi|refreshCnt[2]                                                                                                                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.307      ;
; 0.201 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.022      ; 0.307      ;
; 0.205 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[7]                                        ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.223      ; 0.512      ;
; 0.206 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.192      ; 0.502      ;
; 0.206 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.192      ; 0.502      ;
; 0.209 ; DVI:dvi|v_state.01                                                                                                          ; DVI:dvi|v_state.10                                                                                                                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.026      ; 0.319      ;
; 0.256 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[8]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[8]                                        ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.175      ; 0.515      ;
; 0.283 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.025      ; 0.392      ;
; 0.284 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9          ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.175      ; 0.543      ;
; 0.285 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                                ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.025      ; 0.394      ;
; 0.293 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9          ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.052      ; 0.429      ;
; 0.304 ; Reset:reset|nReset                                                                                                          ; DVI:dvi|v_state.00                                                                                                                       ; CLK_10M      ; PIXCLK      ; -0.500       ; 0.689      ; 0.607      ;
; 0.306 ; DVI:dvi|yCnt[5]                                                                                                             ; DVI:dvi|yCnt[5]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.414      ;
; 0.306 ; DVI:dvi|refreshCnt[1]                                                                                                       ; DVI:dvi|refreshCnt[2]                                                                                                                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.029      ; 0.419      ;
; 0.307 ; DVI:dvi|yCnt[1]                                                                                                             ; DVI:dvi|yCnt[1]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.415      ;
; 0.307 ; DVI:dvi|yCnt[3]                                                                                                             ; DVI:dvi|yCnt[3]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.415      ;
; 0.307 ; DVI:dvi|yCnt[4]                                                                                                             ; DVI:dvi|yCnt[4]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.415      ;
; 0.307 ; DVI:dvi|yCnt[2]                                                                                                             ; DVI:dvi|yCnt[2]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.415      ;
; 0.307 ; DVI:dvi|yCnt[7]                                                                                                             ; DVI:dvi|yCnt[7]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.415      ;
; 0.307 ; DVI:dvi|yCnt[9]                                                                                                             ; DVI:dvi|yCnt[9]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.415      ;
; 0.308 ; Reset:reset|nReset                                                                                                          ; DVI:dvi|v_state.10                                                                                                                       ; CLK_10M      ; PIXCLK      ; -0.500       ; 0.689      ; 0.611      ;
; 0.308 ; DVI:dvi|yCnt[6]                                                                                                             ; DVI:dvi|yCnt[6]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.416      ;
; 0.308 ; DVI:dvi|yCnt[8]                                                                                                             ; DVI:dvi|yCnt[8]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.416      ;
; 0.310 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.165      ; 0.559      ;
; 0.310 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.165      ; 0.559      ;
; 0.310 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.418      ;
; 0.310 ; DVI:dvi|v_state.01                                                                                                          ; DVI:dvi|vsyncFound                                                                                                                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.026      ; 0.420      ;
; 0.310 ; DVI:dvi|xCnt[1]                                                                                                             ; DVI:dvi|xCnt[1]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.418      ;
; 0.311 ; DVI:dvi|xCnt[2]                                                                                                             ; DVI:dvi|xCnt[2]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.419      ;
; 0.311 ; DVI:dvi|xCnt[5]                                                                                                             ; DVI:dvi|xCnt[5]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.419      ;
; 0.311 ; DVI:dvi|xCnt[3]                                                                                                             ; DVI:dvi|xCnt[3]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.419      ;
; 0.315 ; DVI:dvi|refreshCnt[0]                                                                                                       ; DVI:dvi|refreshCnt[1]                                                                                                                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.029      ; 0.428      ;
; 0.316 ; DVI:dvi|refreshCnt[0]                                                                                                       ; DVI:dvi|refreshCnt[2]                                                                                                                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.029      ; 0.429      ;
; 0.318 ; DVI:dvi|xCnt[4]                                                                                                             ; DVI:dvi|xCnt[4]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; DVI:dvi|xCnt[7]                                                                                                             ; DVI:dvi|xCnt[7]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; DVI:dvi|yCnt[0]                                                                                                             ; DVI:dvi|yCnt[0]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; DVI:dvi|yCnt[10]                                                                                                            ; DVI:dvi|yCnt[10]                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.426      ;
; 0.319 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                                ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.072     ; 0.331      ;
; 0.319 ; Reset:reset|nReset                                                                                                          ; DVI:dvi|v_state.01                                                                                                                       ; CLK_10M      ; PIXCLK      ; -0.500       ; 0.689      ; 0.622      ;
; 0.319 ; DVI:dvi|xCnt[6]                                                                                                             ; DVI:dvi|xCnt[6]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; DVI:dvi|xCnt[9]                                                                                                             ; DVI:dvi|xCnt[9]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.427      ;
; 0.320 ; Reset:reset|nReset                                                                                                          ; DVI:dvi|vsyncFound                                                                                                                       ; CLK_10M      ; PIXCLK      ; -0.500       ; 0.689      ; 0.623      ;
; 0.320 ; DVI:dvi|xCnt[8]                                                                                                             ; DVI:dvi|xCnt[8]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.428      ;
; 0.321 ; DVI:dvi|xCnt[0]                                                                                                             ; DVI:dvi|xCnt[0]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.429      ;
; 0.322 ; DVI:dvi|v_state.00                                                                                                          ; DVI:dvi|vsyncFound                                                                                                                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.026      ; 0.432      ;
; 0.323 ; DVI:dvi|xCnt[10]                                                                                                            ; DVI:dvi|xCnt[10]                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.431      ;
; 0.330 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.072     ; 0.342      ;
; 0.330 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.438      ;
; 0.330 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.438      ;
; 0.330 ; DVI:dvi|v_state.10                                                                                                          ; DVI:dvi|v_state.00                                                                                                                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.026      ; 0.440      ;
; 0.331 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.439      ;
; 0.332 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.440      ;
; 0.335 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.202      ; 0.641      ;
; 0.340 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.448      ;
; 0.341 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.449      ;
; 0.356 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.032      ; 0.472      ;
; 0.362 ; DVI:dvi|v_state.00                                                                                                          ; DVI:dvi|v_state.01                                                                                                                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.026      ; 0.472      ;
; 0.363 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[2]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[2]                                        ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.016      ; 0.463      ;
; 0.381 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[0]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[0]                                        ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.016      ; 0.481      ;
; 0.381 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2] ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.024      ; 0.489      ;
; 0.384 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[1]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[1]                                        ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.016      ; 0.484      ;
; 0.394 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[3]                                        ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.026      ; 0.504      ;
; 0.398 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[3]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|altsyncram_p421:fifo_ram|ram_block11a0~porta_address_reg0 ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.202      ; 0.704      ;
; 0.407 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[7]                                                ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.082     ; 0.409      ;
; 0.417 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[5]                                                ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.082     ; 0.419      ;
; 0.418 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.082     ; 0.420      ;
; 0.419 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.072     ; 0.431      ;
; 0.426 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4       ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                                ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.082     ; 0.428      ;
; 0.432 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[6]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[6]                                        ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.018     ; 0.498      ;
; 0.434 ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|wrptr_g[4]                                   ; DVI:dvi|VideoFifo:videoFifo|dcfifo:dcfifo_component|dcfifo_oei1:auto_generated|delayed_wrptr_g[4]                                        ; PIXCLK       ; PIXCLK      ; 0.000        ; -0.018     ; 0.500      ;
; 0.452 ; DVI:dvi|yCnt[5]                                                                                                             ; DVI:dvi|yCnt[6]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.027      ; 0.563      ;
; 0.453 ; DVI:dvi|yCnt[1]                                                                                                             ; DVI:dvi|yCnt[2]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.027      ; 0.564      ;
; 0.453 ; DVI:dvi|yCnt[3]                                                                                                             ; DVI:dvi|yCnt[4]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.027      ; 0.564      ;
; 0.453 ; DVI:dvi|yCnt[7]                                                                                                             ; DVI:dvi|yCnt[8]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.027      ; 0.564      ;
; 0.453 ; DVI:dvi|yCnt[9]                                                                                                             ; DVI:dvi|yCnt[10]                                                                                                                         ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.027      ; 0.564      ;
; 0.456 ; DVI:dvi|xCnt[1]                                                                                                             ; DVI:dvi|xCnt[2]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.027      ; 0.567      ;
; 0.457 ; DVI:dvi|xCnt[5]                                                                                                             ; DVI:dvi|xCnt[6]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.027      ; 0.568      ;
; 0.457 ; DVI:dvi|xCnt[3]                                                                                                             ; DVI:dvi|xCnt[4]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.027      ; 0.568      ;
; 0.462 ; DVI:dvi|yCnt[0]                                                                                                             ; DVI:dvi|yCnt[1]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.027      ; 0.573      ;
; 0.462 ; DVI:dvi|yCnt[4]                                                                                                             ; DVI:dvi|yCnt[5]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.027      ; 0.573      ;
; 0.462 ; DVI:dvi|yCnt[2]                                                                                                             ; DVI:dvi|yCnt[3]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.027      ; 0.573      ;
; 0.463 ; DVI:dvi|yCnt[6]                                                                                                             ; DVI:dvi|yCnt[7]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.027      ; 0.574      ;
; 0.463 ; DVI:dvi|yCnt[8]                                                                                                             ; DVI:dvi|yCnt[9]                                                                                                                          ; PIXCLK       ; PIXCLK      ; 0.000        ; 0.027      ; 0.574      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_10M'                                                                                      ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; Reset:reset|cnt[1]   ; Reset:reset|cnt[1]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Reset:reset|cnt[2]   ; Reset:reset|cnt[2]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; Reset:reset|cnt[0]   ; Reset:reset|cnt[0]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.037      ; 0.314      ;
; 0.198 ; LED:led|magFilter[4] ; LED:led|magFilter[5] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; LED:led|magFilter[3] ; LED:led|magFilter[4] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; LED:led|magFilter[0] ; LED:led|magFilter[1] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.318      ;
; 0.265 ; LED:led|magFilter[2] ; LED:led|magFilter[3] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.385      ;
; 0.273 ; LED:led|magFilter[5] ; LED:led|magFilter[6] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; LED:led|magFilter[1] ; LED:led|magFilter[2] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.393      ;
; 0.279 ; Reset:reset|cnt[2]   ; Reset:reset|cnt[0]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.399      ;
; 0.282 ; Reset:reset|cnt[2]   ; Reset:reset|cnt[1]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.402      ;
; 0.284 ; Reset:reset|cnt[0]   ; Reset:reset|cnt[2]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.037      ; 0.405      ;
; 0.307 ; Reset:reset|cnt[0]   ; Reset:reset|cnt[1]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; Reset:reset|cnt[1]   ; Reset:reset|cnt[0]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.037      ; 0.428      ;
; 0.334 ; LED:led|magFilter[6] ; LED:led|magFilter[7] ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.454      ;
; 0.337 ; Reset:reset|cnt[1]   ; Reset:reset|nReset   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.037      ; 0.458      ;
; 0.367 ; Reset:reset|cnt[2]   ; Reset:reset|nReset   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.487      ;
; 0.379 ; Reset:reset|cnt[1]   ; Reset:reset|cnt[2]   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.037      ; 0.500      ;
; 0.391 ; Reset:reset|cnt[0]   ; Reset:reset|nReset   ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.037      ; 0.512      ;
; 0.537 ; LED:led|mag          ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.657      ;
; 0.565 ; LED:led|magFilter[7] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.685      ;
; 0.624 ; LED:led|magFilter[2] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.744      ;
; 0.674 ; LED:led|magFilter[6] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.794      ;
; 0.679 ; LED:led|magFilter[4] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.799      ;
; 0.685 ; LED:led|magFilter[0] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.805      ;
; 0.742 ; LED:led|magFilter[5] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.862      ;
; 0.742 ; LED:led|magFilter[3] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.862      ;
; 0.794 ; LED:led|magFilter[1] ; LED:led|mag          ; CLK_10M      ; CLK_10M     ; 0.000        ; 0.036      ; 0.914      ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'LED:led|LedCtrl:ledCtrl|shiftClk[0]'                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.194 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.259 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.379      ;
; 0.266 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.269 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.270 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.271 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.035      ; 0.390      ;
; 0.278 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.035      ; 0.397      ;
; 0.302 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.035      ; 0.422      ;
; 0.316 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.320 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.035      ; 0.439      ;
; 0.335 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.455      ;
; 0.335 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.455      ;
; 0.336 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.456      ;
; 0.336 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.035      ; 0.455      ;
; 0.337 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.035      ; 0.456      ;
; 0.340 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.460      ;
; 0.342 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.742      ; 2.238      ;
; 0.348 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.468      ;
; 0.348 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.468      ;
; 0.349 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]      ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.035      ; 0.468      ;
; 0.365 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.035      ; 0.484      ;
; 0.371 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.737      ; 2.262      ;
; 0.389 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.733      ; 2.276      ;
; 0.392 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.731      ; 2.277      ;
; 0.392 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.037      ; 0.513      ;
; 0.415 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.731      ; 2.300      ;
; 0.417 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.037      ; 0.538      ;
; 0.424 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.038      ; 0.546      ;
; 0.426 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.035      ; 0.545      ;
; 0.434 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.739      ; 2.327      ;
; 0.435 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.037      ; 0.556      ;
; 0.437 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.038      ; 0.559      ;
; 0.438 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.739      ; 2.331      ;
; 0.442 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.742      ; 2.338      ;
; 0.446 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.732      ; 2.332      ;
; 0.446 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.739      ; 2.339      ;
; 0.446 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.033      ; 0.563      ;
; 0.453 ; LED:led|LedCtrl:ledCtrl|load[0]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.883      ; 2.490      ;
; 0.454 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.034      ; 0.572      ;
; 0.457 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[0]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.739      ; 2.350      ;
; 0.459 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.737      ; 2.350      ;
; 0.460 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.733      ; 2.347      ;
; 0.463 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.742      ; 2.359      ;
; 0.466 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.739      ; 2.359      ;
; 0.468 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.742      ; 2.364      ;
; 0.468 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.739      ; 2.361      ;
; 0.473 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.739      ; 2.366      ;
; 0.474 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.742      ; 2.370      ;
; 0.474 ; LED:led|LedCtrl:ledCtrl|load[0]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.890      ; 2.518      ;
; 0.475 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.737      ; 2.366      ;
; 0.477 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.739      ; 2.370      ;
; 0.477 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.035      ; 0.596      ;
; 0.479 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.742      ; 2.375      ;
; 0.481 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.739      ; 2.374      ;
; 0.483 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.739      ; 2.376      ;
; 0.483 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.737      ; 2.374      ;
; 0.484 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.736      ; 2.374      ;
; 0.484 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.739      ; 2.377      ;
; 0.484 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.034      ; 0.602      ;
; 0.489 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.738      ; 2.381      ;
; 0.489 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.742      ; 2.385      ;
; 0.490 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.736      ; 2.380      ;
; 0.490 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.736      ; 2.380      ;
; 0.490 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.036      ; 0.610      ;
; 0.491 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.739      ; 2.384      ;
; 0.492 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.742      ; 2.388      ;
; 0.492 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.736      ; 2.382      ;
; 0.493 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.742      ; 2.389      ;
; 0.493 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.742      ; 2.389      ;
; 0.494 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.737      ; 2.385      ;
; 0.494 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 1.736      ; 2.384      ;
; 0.495 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[0]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]  ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 0.000        ; 0.039      ; 0.618      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'LED:led|LedCtrl:ledCtrl|shiftClk[1]'                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.194 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.253 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.294 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.297 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.035      ; 0.416      ;
; 0.300 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.035      ; 0.419      ;
; 0.315 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.036      ; 0.438      ;
; 0.327 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.739      ; 2.220      ;
; 0.327 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.035      ; 0.446      ;
; 0.329 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.035      ; 0.448      ;
; 0.365 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.036      ; 0.485      ;
; 0.383 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.744      ; 2.281      ;
; 0.393 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.035      ; 0.512      ;
; 0.402 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.035      ; 0.521      ;
; 0.418 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.740      ; 2.312      ;
; 0.424 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.740      ; 2.318      ;
; 0.427 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.740      ; 2.321      ;
; 0.429 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.739      ; 2.322      ;
; 0.429 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.889      ; 2.472      ;
; 0.431 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.740      ; 2.325      ;
; 0.434 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.740      ; 2.328      ;
; 0.440 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.739      ; 2.333      ;
; 0.442 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.740      ; 2.336      ;
; 0.444 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.885      ; 2.483      ;
; 0.445 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.887      ; 2.486      ;
; 0.449 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.741      ; 2.344      ;
; 0.449 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.739      ; 2.342      ;
; 0.450 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.739      ; 2.343      ;
; 0.451 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.889      ; 2.494      ;
; 0.459 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.740      ; 2.353      ;
; 0.466 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.740      ; 2.360      ;
; 0.467 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.734      ; 2.355      ;
; 0.467 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.744      ; 2.365      ;
; 0.472 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.741      ; 2.367      ;
; 0.472 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.037      ; 0.593      ;
; 0.473 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.038      ; 0.595      ;
; 0.474 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.739      ; 2.367      ;
; 0.475 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.744      ; 2.373      ;
; 0.476 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.892      ; 2.522      ;
; 0.480 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.887      ; 2.521      ;
; 0.481 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.739      ; 2.374      ;
; 0.484 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.741      ; 2.379      ;
; 0.488 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.740      ; 2.382      ;
; 0.489 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.887      ; 2.530      ;
; 0.492 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.889      ; 2.535      ;
; 0.494 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.741      ; 2.389      ;
; 0.494 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.035      ; 0.613      ;
; 0.495 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.889      ; 2.538      ;
; 0.495 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.891      ; 2.540      ;
; 0.496 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.740      ; 2.390      ;
; 0.496 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.739      ; 2.389      ;
; 0.497 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[34]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.887      ; 2.538      ;
; 0.497 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.744      ; 2.395      ;
; 0.500 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.887      ; 2.541      ;
; 0.502 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.887      ; 2.543      ;
; 0.504 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.885      ; 2.543      ;
; 0.506 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.885      ; 2.545      ;
; 0.508 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.741      ; 2.403      ;
; 0.508 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.033      ; 0.625      ;
; 0.509 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[40]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.887      ; 2.550      ;
; 0.509 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.740      ; 2.403      ;
; 0.509 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.739      ; 2.402      ;
; 0.510 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.885      ; 2.549      ;
; 0.516 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.739      ; 2.409      ;
; 0.520 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.740      ; 2.414      ;
; 0.524 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.740      ; 2.418      ;
; 0.524 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.744      ; 2.422      ;
; 0.524 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.885      ; 2.563      ;
; 0.525 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.741      ; 2.420      ;
; 0.526 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.740      ; 2.420      ;
; 0.527 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.740      ; 2.421      ;
; 0.528 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[37] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.891      ; 2.573      ;
; 0.529 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.734      ; 2.417      ;
; 0.529 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.740      ; 2.423      ;
; 0.529 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 0.037      ; 0.650      ;
; 0.534 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.740      ; 2.428      ;
; 0.534 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.887      ; 2.575      ;
; 0.535 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.739      ; 2.428      ;
; 0.536 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.891      ; 2.581      ;
; 0.536 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.739      ; 2.429      ;
; 0.536 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.741      ; 2.431      ;
; 0.537 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.885      ; 2.576      ;
; 0.537 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.734      ; 2.425      ;
; 0.538 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.739      ; 2.431      ;
; 0.538 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.744      ; 2.436      ;
; 0.539 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.736      ; 2.429      ;
; 0.539 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.734      ; 2.427      ;
; 0.539 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.734      ; 2.427      ;
; 0.539 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.734      ; 2.427      ;
; 0.539 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.889      ; 2.582      ;
; 0.539 ; LED:led|LedCtrl:ledCtrl|load[1]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.889      ; 2.582      ;
; 0.540 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.739      ; 2.433      ;
; 0.541 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.739      ; 2.434      ;
; 0.541 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.734      ; 2.429      ;
; 0.542 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[1]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 0.000        ; 1.744      ; 2.440      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'LED:led|LedCtrl:ledCtrl|shiftClk[2]'                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.194 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.253 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.036      ; 0.374      ;
; 0.295 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.035      ; 0.414      ;
; 0.297 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.035      ; 0.416      ;
; 0.299 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.035      ; 0.418      ;
; 0.303 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.036      ; 0.423      ;
; 0.316 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.036      ; 0.438      ;
; 0.333 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.747      ; 2.234      ;
; 0.337 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.035      ; 0.456      ;
; 0.369 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.035      ; 0.488      ;
; 0.385 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.036      ; 0.505      ;
; 0.411 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.037      ; 0.532      ;
; 0.414 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.038      ; 0.536      ;
; 0.434 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.749      ; 2.337      ;
; 0.438 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.749      ; 2.341      ;
; 0.439 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.749      ; 2.342      ;
; 0.442 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.747      ; 2.343      ;
; 0.447 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.750      ; 2.351      ;
; 0.451 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.750      ; 2.355      ;
; 0.456 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.747      ; 2.357      ;
; 0.461 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.750      ; 2.365      ;
; 0.470 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[2]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.749      ; 2.373      ;
; 0.471 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.750      ; 2.375      ;
; 0.476 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.747      ; 2.377      ;
; 0.477 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.748      ; 2.379      ;
; 0.477 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.889      ; 2.520      ;
; 0.477 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.749      ; 2.380      ;
; 0.479 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.889      ; 2.522      ;
; 0.479 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.750      ; 2.383      ;
; 0.480 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.747      ; 2.381      ;
; 0.486 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.750      ; 2.390      ;
; 0.487 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.889      ; 2.530      ;
; 0.487 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.892      ; 2.533      ;
; 0.487 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.892      ; 2.533      ;
; 0.487 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.892      ; 2.533      ;
; 0.487 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.747      ; 2.388      ;
; 0.490 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.748      ; 2.392      ;
; 0.492 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.745      ; 2.391      ;
; 0.493 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.892      ; 2.539      ;
; 0.494 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.892      ; 2.540      ;
; 0.496 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.893      ; 2.543      ;
; 0.503 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.896      ; 2.553      ;
; 0.506 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.889      ; 2.549      ;
; 0.506 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.889      ; 2.549      ;
; 0.506 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.892      ; 2.552      ;
; 0.507 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.035      ; 0.626      ;
; 0.508 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.896      ; 2.558      ;
; 0.508 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.745      ; 2.407      ;
; 0.509 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.892      ; 2.555      ;
; 0.509 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.892      ; 2.555      ;
; 0.509 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.893      ; 2.556      ;
; 0.511 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[39]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.892      ; 2.557      ;
; 0.511 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.747      ; 2.412      ;
; 0.513 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.746      ; 2.413      ;
; 0.518 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.892      ; 2.564      ;
; 0.520 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.889      ; 2.563      ;
; 0.521 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.749      ; 2.424      ;
; 0.521 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.747      ; 2.422      ;
; 0.522 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.748      ; 2.424      ;
; 0.523 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.743      ; 2.420      ;
; 0.524 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.747      ; 2.425      ;
; 0.524 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.753      ; 2.431      ;
; 0.525 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.889      ; 2.568      ;
; 0.526 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.890      ; 2.570      ;
; 0.527 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.890      ; 2.571      ;
; 0.527 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.746      ; 2.427      ;
; 0.528 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.745      ; 2.427      ;
; 0.528 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.890      ; 2.572      ;
; 0.528 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.890      ; 2.572      ;
; 0.529 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.890      ; 2.573      ;
; 0.529 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.034      ; 0.647      ;
; 0.530 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 0.034      ; 0.648      ;
; 0.532 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.750      ; 2.436      ;
; 0.533 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.750      ; 2.437      ;
; 0.533 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.747      ; 2.434      ;
; 0.534 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.748      ; 2.436      ;
; 0.534 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.747      ; 2.435      ;
; 0.535 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.896      ; 2.585      ;
; 0.535 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.753      ; 2.442      ;
; 0.536 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.747      ; 2.437      ;
; 0.536 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.750      ; 2.440      ;
; 0.536 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.745      ; 2.435      ;
; 0.537 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.753      ; 2.444      ;
; 0.538 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.745      ; 2.437      ;
; 0.539 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.747      ; 2.440      ;
; 0.539 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.753      ; 2.446      ;
; 0.540 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.743      ; 2.437      ;
; 0.541 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[1]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.749      ; 2.444      ;
; 0.542 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.748      ; 2.444      ;
; 0.544 ; LED:led|LedCtrl:ledCtrl|load[2]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.892      ; 2.590      ;
; 0.545 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.743      ; 2.442      ;
; 0.546 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.748      ; 2.448      ;
; 0.546 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.743      ; 2.443      ;
; 0.547 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.747      ; 2.448      ;
; 0.547 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[2]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 0.000        ; 1.743      ; 2.444      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'LED:led|LedCtrl:ledCtrl|shiftClk[3]'                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.194 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.036      ; 0.317      ;
; 0.253 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[19]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.036      ; 0.375      ;
; 0.261 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.035      ; 0.380      ;
; 0.295 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.035      ; 0.414      ;
; 0.301 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.036      ; 0.422      ;
; 0.317 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.035      ; 0.436      ;
; 0.361 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.038      ; 0.483      ;
; 0.369 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.033      ; 0.486      ;
; 0.376 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.034      ; 0.494      ;
; 0.377 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.035      ; 0.496      ;
; 0.380 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.035      ; 0.499      ;
; 0.419 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.037      ; 0.540      ;
; 0.517 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.036      ; 0.637      ;
; 0.527 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.599      ; 2.280      ;
; 0.531 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.749      ; 2.434      ;
; 0.535 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.748      ; 2.437      ;
; 0.543 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.748      ; 2.445      ;
; 0.543 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.040      ; 0.667      ;
; 0.547 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[32]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.747      ; 2.448      ;
; 0.552 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.600      ; 2.306      ;
; 0.563 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[16]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.040      ; 0.687      ;
; 0.567 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.748      ; 2.469      ;
; 0.568 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.601      ; 2.323      ;
; 0.569 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.747      ; 2.470      ;
; 0.572 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.601      ; 2.327      ;
; 0.574 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[43] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.748      ; 2.476      ;
; 0.578 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.601      ; 2.333      ;
; 0.578 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[38]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.747      ; 2.479      ;
; 0.590 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[33]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.747      ; 2.491      ;
; 0.591 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.747      ; 2.492      ;
; 0.592 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[42]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.747      ; 2.493      ;
; 0.597 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.748      ; 2.499      ;
; 0.598 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]    ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.035      ; 0.717      ;
; 0.600 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[5]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.601      ; 2.355      ;
; 0.601 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[20]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.599      ; 2.354      ;
; 0.602 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.602      ; 2.358      ;
; 0.602 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.748      ; 2.504      ;
; 0.603 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[46] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.748      ; 2.505      ;
; 0.604 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.747      ; 2.505      ;
; 0.607 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[45] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.748      ; 2.509      ;
; 0.607 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.601      ; 2.362      ;
; 0.608 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[12]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.601      ; 2.363      ;
; 0.611 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.748      ; 2.513      ;
; 0.613 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.744      ; 2.511      ;
; 0.613 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[41]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.747      ; 2.514      ;
; 0.614 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[44] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.748      ; 2.516      ;
; 0.616 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.593      ; 2.363      ;
; 0.618 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.745      ; 2.517      ;
; 0.622 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[17]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.601      ; 2.377      ;
; 0.623 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[10]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.600      ; 2.377      ;
; 0.624 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.745      ; 2.523      ;
; 0.626 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[21] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.602      ; 2.382      ;
; 0.630 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.744      ; 2.528      ;
; 0.636 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.745      ; 2.535      ;
; 0.640 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.601      ; 2.395      ;
; 0.645 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.749      ; 2.548      ;
; 0.645 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.744      ; 2.543      ;
; 0.646 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[3]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.597      ; 2.397      ;
; 0.647 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.745      ; 2.546      ;
; 0.650 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[7]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.599      ; 2.403      ;
; 0.657 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.593      ; 2.404      ;
; 0.658 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.745      ; 2.557      ;
; 0.658 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.747      ; 2.559      ;
; 0.658 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.600      ; 2.412      ;
; 0.659 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.749      ; 2.562      ;
; 0.659 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.749      ; 2.562      ;
; 0.659 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.749      ; 2.562      ;
; 0.660 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.597      ; 2.411      ;
; 0.661 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.601      ; 2.416      ;
; 0.661 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.749      ; 2.564      ;
; 0.662 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.753      ; 2.569      ;
; 0.662 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[14]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.601      ; 2.417      ;
; 0.663 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.744      ; 2.561      ;
; 0.663 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.749      ; 2.566      ;
; 0.664 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.749      ; 2.567      ;
; 0.667 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.744      ; 2.565      ;
; 0.668 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[13] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.593      ; 2.415      ;
; 0.668 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.600      ; 2.422      ;
; 0.670 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[9]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.601      ; 2.425      ;
; 0.670 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]   ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.749      ; 2.573      ;
; 0.671 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[6]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.601      ; 2.426      ;
; 0.673 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.601      ; 2.428      ;
; 0.674 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[8]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[18]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.599      ; 2.427      ;
; 0.675 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15]  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.601      ; 2.430      ;
; 0.676 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.747      ; 2.577      ;
; 0.677 ; LED:led|LedCtrl:ledCtrl|load[3]                                                                  ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.749      ; 2.580      ;
; 0.677 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[15] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.593      ; 2.424      ;
; 0.679 ; LED:led|RowBuf:rowBufOdd|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[4]   ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[47]  ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.600      ; 2.433      ;
; 0.679 ; LED:led|RowBuf:rowBufEven|altsyncram:altsyncram_component|altsyncram_rfj1:auto_generated|q_b[11] ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftEven[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14] ; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 1.593      ; 2.426      ;
; 0.680 ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[35]     ; LED:led|LedCtrl:ledCtrl|LedShift:ledShiftOdd[3]|lpm_shiftreg:LPM_SHIFTREG_component|dffs[36]  ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 0.000        ; 0.036      ; 0.800      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                               ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 9.135 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[12]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.094     ; 1.819      ;
; 9.180 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[12]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.048     ; 1.822      ;
; 9.180 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[7]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.048     ; 1.822      ;
; 9.269 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_12        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.047     ; 1.723      ;
; 9.295 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[7]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.092     ; 1.661      ;
; 9.340 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[7]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.046     ; 1.664      ;
; 9.359 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[10]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.054     ; 1.638      ;
; 9.366 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[6]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 1.639      ;
; 9.366 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[3]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 1.639      ;
; 9.419 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[2]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.092     ; 1.537      ;
; 9.429 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_7         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 1.565      ;
; 9.464 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.046     ; 1.540      ;
; 9.464 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[2]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.046     ; 1.540      ;
; 9.478 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.060     ; 1.513      ;
; 9.507 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[3]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.059     ; 1.485      ;
; 9.507 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[11]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.059     ; 1.485      ;
; 9.509 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[3]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.113     ; 1.427      ;
; 9.516 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[8]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.055     ; 1.480      ;
; 9.517 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[12]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.057     ; 1.477      ;
; 9.541 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[1]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 1.443      ;
; 9.541 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[0]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 1.443      ;
; 9.543 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[0]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.121     ; 1.385      ;
; 9.543 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[1]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.121     ; 1.385      ;
; 9.544 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[15]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.048     ; 1.459      ;
; 9.544 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[4]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.048     ; 1.459      ;
; 9.546 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[4]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.102     ; 1.401      ;
; 9.546 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[15]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.102     ; 1.401      ;
; 9.553 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_2         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 1.441      ;
; 9.595 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[6]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.051     ; 1.405      ;
; 9.595 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[5]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.051     ; 1.405      ;
; 9.597 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[5]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.105     ; 1.347      ;
; 9.597 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[6]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.105     ; 1.347      ;
; 9.608 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_3         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.067     ; 1.364      ;
; 9.621 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[10]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.090     ; 1.337      ;
; 9.621 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[11]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.090     ; 1.337      ;
; 9.621 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[13]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.090     ; 1.337      ;
; 9.621 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[14]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.090     ; 1.337      ;
; 9.642 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.075     ; 1.322      ;
; 9.642 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_1         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.075     ; 1.322      ;
; 9.645 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_15        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 1.338      ;
; 9.645 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_4         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.056     ; 1.338      ;
; 9.655 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[1]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.055     ; 1.341      ;
; 9.655 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[2]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.055     ; 1.341      ;
; 9.666 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[14]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 1.340      ;
; 9.666 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[13]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 1.340      ;
; 9.666 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[11]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 1.340      ;
; 9.666 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[10]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 1.340      ;
; 9.678 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[8]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.091     ; 1.279      ;
; 9.683 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[4]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.043     ; 1.324      ;
; 9.696 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_5         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.059     ; 1.284      ;
; 9.696 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_6         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.059     ; 1.284      ;
; 9.723 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[8]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 1.282      ;
; 9.723 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 1.282      ;
; 9.723 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.045     ; 1.282      ;
; 9.725 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_data[9]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.090     ; 1.233      ;
; 9.730 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.053     ; 1.268      ;
; 9.730 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[9]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.053     ; 1.268      ;
; 9.738 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_valid                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.036     ; 1.324      ;
; 9.738 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[1]             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.036     ; 1.324      ;
; 9.738 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.000000001        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.036     ; 1.324      ;
; 9.738 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000001000       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.036     ; 1.324      ;
; 9.738 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000010000       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.036     ; 1.324      ;
; 9.755 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_10        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.043     ; 1.241      ;
; 9.755 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_11        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.043     ; 1.241      ;
; 9.755 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_13        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.043     ; 1.241      ;
; 9.755 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_14        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.043     ; 1.241      ;
; 9.770 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[9]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 1.236      ;
; 9.785 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[0]               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.046     ; 1.219      ;
; 9.793 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[15]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.038     ; 1.267      ;
; 9.793 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[14]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.038     ; 1.267      ;
; 9.793 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[11]~_Duplicate_1 ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.038     ; 1.267      ;
; 9.800 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.010000000       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.034     ; 1.264      ;
; 9.800 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[0]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.034     ; 1.264      ;
; 9.800 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[1]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.034     ; 1.264      ;
; 9.800 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000100000       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.034     ; 1.264      ;
; 9.800 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.001000000       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.034     ; 1.264      ;
; 9.812 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_8         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.044     ; 1.183      ;
; 9.859 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_9         ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.043     ; 1.137      ;
; 9.866 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.001             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.034     ; 1.198      ;
; 9.866 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.111              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.035     ; 1.197      ;
; 9.866 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.010              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.035     ; 1.197      ;
; 9.866 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[1]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.035     ; 1.197      ;
; 9.866 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[2]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.035     ; 1.197      ;
; 9.866 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.035     ; 1.197      ;
; 9.866 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.035     ; 1.197      ;
; 9.866 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.111             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.035     ; 1.197      ;
; 9.866 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.035     ; 1.197      ;
; 9.891 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.037     ; 1.170      ;
; 9.891 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.037     ; 1.170      ;
; 9.891 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.037     ; 1.170      ;
; 9.891 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[2]~_Duplicate_1   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.037     ; 1.170      ;
; 9.891 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|init_done               ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.037     ; 1.170      ;
; 9.891 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.037     ; 1.170      ;
; 9.891 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.037     ; 1.170      ;
; 9.891 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.037     ; 1.170      ;
; 9.891 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.037     ; 1.170      ;
; 9.891 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.037     ; 1.170      ;
; 9.892 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000100       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.032     ; 1.174      ;
; 9.892 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.100000000       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.032     ; 1.174      ;
; 9.892 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|f_pop                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 11.111       ; -0.032     ; 1.174      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.502 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[5]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[1] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|entries[0] ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|wr_address ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.622      ;
; 0.704 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[12]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.824      ;
; 0.704 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[9]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.824      ;
; 0.704 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[8]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.824      ;
; 0.704 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[7]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.824      ;
; 0.704 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module|rd_address ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.824      ;
; 0.715 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[0]                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.836      ;
; 0.715 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[0]~_Duplicate_1                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.836      ;
; 0.715 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[1]~_Duplicate_1                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.836      ;
; 0.715 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.000001000                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.836      ;
; 0.715 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.000010000                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.836      ;
; 0.715 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|ack_refresh_request                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.836      ;
; 0.715 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000001                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.836      ;
; 0.715 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_request                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.836      ;
; 0.733 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_addr[12]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 0.850      ;
; 0.739 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[2]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.861      ;
; 0.739 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.010000000                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.861      ;
; 0.747 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[13]                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.870      ;
; 0.747 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[1]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.870      ;
; 0.747 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[2]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.870      ;
; 0.747 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[4]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.870      ;
; 0.747 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[6]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.870      ;
; 0.747 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[10]                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.870      ;
; 0.747 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[11]                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.870      ;
; 0.747 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[12]                                                          ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.870      ;
; 0.747 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[9]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.870      ;
; 0.747 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[7]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.870      ;
; 0.751 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[8]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.871      ;
; 0.751 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[5]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.871      ;
; 0.751 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[3]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.871      ;
; 0.751 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|refresh_counter[0]                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.871      ;
; 0.824 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[10]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.947      ;
; 0.824 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[4]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.947      ;
; 0.824 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[2]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.947      ;
; 0.824 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[1]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.947      ;
; 0.824 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[0]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.947      ;
; 0.858 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[13]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.976      ;
; 0.858 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[6]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.976      ;
; 0.858 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[5]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.976      ;
; 0.858 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[3]~_Duplicate_1                                                       ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.976      ;
; 0.872 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000100                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.997      ;
; 0.872 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.100000000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.997      ;
; 0.872 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|f_pop                                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.997      ;
; 0.872 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000000010                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.997      ;
; 0.873 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[3]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.992      ;
; 0.873 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[0]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.992      ;
; 0.873 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[1]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.992      ;
; 0.873 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                        ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.992      ;
; 0.873 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|init_done                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.992      ;
; 0.873 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_cmd[2]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.992      ;
; 0.873 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.000                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.992      ;
; 0.873 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.101                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.992      ;
; 0.873 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.000                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.992      ;
; 0.873 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.101                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.992      ;
; 0.890 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.001                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.013      ;
; 0.890 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.111                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.012      ;
; 0.890 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_next.010                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.012      ;
; 0.890 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[1]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.012      ;
; 0.890 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[2]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.012      ;
; 0.890 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_count[0]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.012      ;
; 0.890 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.011                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.012      ;
; 0.890 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.111                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.012      ;
; 0.890 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|i_state.010                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.012      ;
; 0.913 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[1]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.016      ; 0.985      ;
; 0.917 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_cmd[3]                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 0.988      ;
; 0.929 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_9                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.010      ;
; 0.957 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.010000000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.080      ;
; 0.957 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[0]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.080      ;
; 0.957 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_count[1]                                                                   ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.080      ;
; 0.957 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000100000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.080      ;
; 0.957 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.001000000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.080      ;
; 0.964 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_8                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.045      ;
; 0.968 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[15]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.087      ;
; 0.968 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[14]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.087      ;
; 0.968 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[11]~_Duplicate_1                                                      ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.087      ;
; 1.003 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|za_valid                                                                     ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.124      ;
; 1.003 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|rd_valid[1]                                                                  ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.124      ;
; 1.003 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_next.000000001                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.124      ;
; 1.003 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000001000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.124      ;
; 1.003 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_state.000010000                                                            ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.124      ;
; 1.018 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_10                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.099      ;
; 1.018 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_11                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.099      ;
; 1.018 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_13                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.099      ;
; 1.018 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_14                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.099      ;
; 1.030 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_bank[0]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.101      ;
; 1.034 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[9]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.017      ; 1.107      ;
; 1.048 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_5                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.001      ; 1.113      ;
; 1.048 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_6                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.001      ; 1.113      ;
; 1.051 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[0]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.007      ; 1.116      ;
; 1.051 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[9]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.007      ; 1.116      ;
; 1.069 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_data[8]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.017      ; 1.142      ;
; 1.069 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[2]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.017      ; 1.142      ;
; 1.069 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|m_addr[1]                                                                    ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.017      ; 1.142      ;
; 1.074 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe                                                                           ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.005      ; 1.143      ;
; 1.074 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_1                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.005      ; 1.143      ;
; 1.085 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_15                                                             ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.005      ; 1.154      ;
; 1.085 ; SDRAM:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; SDRAM:sdram|SDRAM_SDRAM:sdram|oe~_Duplicate_4                                                              ; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.005      ; 1.154      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+--------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                     ; -4.008   ; -0.165 ; 7.810    ; 0.502   ; -3.000              ;
;  CLK_10M                             ; 97.706   ; 0.186  ; N/A      ; N/A     ; 49.273              ;
;  LED:led|LedCtrl:ledCtrl|shiftClk[0] ; -2.394   ; 0.194  ; N/A      ; N/A     ; -1.000              ;
;  LED:led|LedCtrl:ledCtrl|shiftClk[1] ; -2.527   ; 0.194  ; N/A      ; N/A     ; -1.000              ;
;  LED:led|LedCtrl:ledCtrl|shiftClk[2] ; -2.552   ; 0.194  ; N/A      ; N/A     ; -1.000              ;
;  LED:led|LedCtrl:ledCtrl|shiftClk[3] ; -2.870   ; 0.194  ; N/A      ; N/A     ; -1.000              ;
;  PIXCLK                              ; -4.008   ; 0.181  ; N/A      ; N/A     ; -3.000              ;
;  pll|altpll_0|sd1|pll7|clk[0]        ; 0.769    ; 0.179  ; 7.810    ; 0.502   ; 5.295               ;
;  pll|altpll_0|sd1|pll7|clk[1]        ; -0.169   ; -0.165 ; N/A      ; N/A     ; 12.243              ;
; Design-wide TNS                      ; -974.957 ; -0.66  ; 0.0      ; 0.0     ; -502.871            ;
;  CLK_10M                             ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  LED:led|LedCtrl:ledCtrl|shiftClk[0] ; -191.251 ; 0.000  ; N/A      ; N/A     ; -96.000             ;
;  LED:led|LedCtrl:ledCtrl|shiftClk[1] ; -206.358 ; 0.000  ; N/A      ; N/A     ; -96.000             ;
;  LED:led|LedCtrl:ledCtrl|shiftClk[2] ; -206.283 ; 0.000  ; N/A      ; N/A     ; -96.000             ;
;  LED:led|LedCtrl:ledCtrl|shiftClk[3] ; -232.360 ; 0.000  ; N/A      ; N/A     ; -96.000             ;
;  PIXCLK                              ; -138.029 ; 0.000  ; N/A      ; N/A     ; -118.871            ;
;  pll|altpll_0|sd1|pll7|clk[0]        ; 0.000    ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  pll|altpll_0|sd1|pll7|clk[1]        ; -0.676   ; -0.660 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; GSCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LAT           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDO[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDO[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDO[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDO[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDO[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDO[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDO[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDO[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; nCAS          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CKE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; nCS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQM[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQM[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; nRAS          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; nWE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; QE[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[8]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[9]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[16]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[17]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[18]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[4]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[5]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[6]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[7]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[8]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[9]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[10]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[11]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[12]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[13]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[14]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ[15]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK_10M             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VSYNC               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DE                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PIXCLK              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[4]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[5]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[6]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[7]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[10]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[11]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[12]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[13]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[14]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[15]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[19]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[20]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[21]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[22]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; QE[23]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MAG2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MAG1                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GSCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SCLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDO[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDO[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDO[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDO[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDO[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDO[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDO[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; SDO[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; A[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; nCAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; nCS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; nRAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; nWE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_CLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GSCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SCLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDO[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDO[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDO[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDO[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDO[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDO[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDO[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; SDO[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; A[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; nCAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; nCS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; nRAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; nWE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GSCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SCLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDO[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDO[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDO[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDO[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDO[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDO[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDO[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SDO[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; A[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; nCAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; nCS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; nRAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; nWE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_CLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; CLK_10M                             ; CLK_10M                             ; 31       ; 0        ; 0        ; 0        ;
; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 94       ; 0        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1135     ; 0        ; 0        ; 0        ;
; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 94       ; 0        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1134     ; 0        ; 0        ; 0        ;
; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 94       ; 0        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1134     ; 0        ; 0        ; 0        ;
; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 94       ; 0        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1134     ; 0        ; 0        ; 0        ;
; CLK_10M                             ; PIXCLK                              ; 0        ; 0        ; 4        ; 0        ;
; PIXCLK                              ; PIXCLK                              ; 569      ; 234      ; 0        ; 446      ;
; pll|altpll_0|sd1|pll7|clk[0]        ; PIXCLK                              ; 9        ; 0        ; 0        ; 0        ;
; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[0]        ; 344      ; 0        ; 0        ; 0        ;
; PIXCLK                              ; pll|altpll_0|sd1|pll7|clk[0]        ; 9        ; 0        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[0]        ; pll|altpll_0|sd1|pll7|clk[0]        ; 26072    ; 0        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[0]        ; 4        ; 0        ; 0        ; 0        ;
; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1]        ; 94       ; 0        ; 0        ; 0        ;
; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; pll|altpll_0|sd1|pll7|clk[1]        ; 1        ; 1        ; 0        ; 0        ;
; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; pll|altpll_0|sd1|pll7|clk[1]        ; 1        ; 1        ; 0        ; 0        ;
; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; pll|altpll_0|sd1|pll7|clk[1]        ; 1        ; 1        ; 0        ; 0        ;
; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; pll|altpll_0|sd1|pll7|clk[1]        ; 1        ; 1        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[0]        ; pll|altpll_0|sd1|pll7|clk[1]        ; 1        ; 0        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1]        ; 758      ; 0        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; CLK_10M                             ; CLK_10M                             ; 31       ; 0        ; 0        ; 0        ;
; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 94       ; 0        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; 1135     ; 0        ; 0        ; 0        ;
; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 94       ; 0        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; 1134     ; 0        ; 0        ; 0        ;
; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 94       ; 0        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; 1134     ; 0        ; 0        ; 0        ;
; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 94       ; 0        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[1]        ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; 1134     ; 0        ; 0        ; 0        ;
; CLK_10M                             ; PIXCLK                              ; 0        ; 0        ; 4        ; 0        ;
; PIXCLK                              ; PIXCLK                              ; 569      ; 234      ; 0        ; 446      ;
; pll|altpll_0|sd1|pll7|clk[0]        ; PIXCLK                              ; 9        ; 0        ; 0        ; 0        ;
; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[0]        ; 344      ; 0        ; 0        ; 0        ;
; PIXCLK                              ; pll|altpll_0|sd1|pll7|clk[0]        ; 9        ; 0        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[0]        ; pll|altpll_0|sd1|pll7|clk[0]        ; 26072    ; 0        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[0]        ; 4        ; 0        ; 0        ; 0        ;
; CLK_10M                             ; pll|altpll_0|sd1|pll7|clk[1]        ; 94       ; 0        ; 0        ; 0        ;
; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; pll|altpll_0|sd1|pll7|clk[1]        ; 1        ; 1        ; 0        ; 0        ;
; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; pll|altpll_0|sd1|pll7|clk[1]        ; 1        ; 1        ; 0        ; 0        ;
; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; pll|altpll_0|sd1|pll7|clk[1]        ; 1        ; 1        ; 0        ; 0        ;
; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; pll|altpll_0|sd1|pll7|clk[1]        ; 1        ; 1        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[0]        ; pll|altpll_0|sd1|pll7|clk[1]        ; 1        ; 0        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1]        ; 758      ; 0        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 146      ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; CLK_10M                      ; pll|altpll_0|sd1|pll7|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; pll|altpll_0|sd1|pll7|clk[0] ; pll|altpll_0|sd1|pll7|clk[0] ; 146      ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 35    ; 35   ;
; Unconstrained Input Port Paths  ; 108   ; 108  ;
; Unconstrained Output Ports      ; 47    ; 47   ;
; Unconstrained Output Port Paths ; 195   ; 195  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                ;
+-------------------------------------+-------------------------------------+-----------+-------------+
; Target                              ; Clock                               ; Type      ; Status      ;
+-------------------------------------+-------------------------------------+-----------+-------------+
; CLK_10M                             ; CLK_10M                             ; Base      ; Constrained ;
; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; LED:led|LedCtrl:ledCtrl|shiftClk[0] ; Base      ; Constrained ;
; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; LED:led|LedCtrl:ledCtrl|shiftClk[1] ; Base      ; Constrained ;
; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; LED:led|LedCtrl:ledCtrl|shiftClk[2] ; Base      ; Constrained ;
; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; LED:led|LedCtrl:ledCtrl|shiftClk[3] ; Base      ; Constrained ;
; PIXCLK                              ; PIXCLK                              ; Base      ; Constrained ;
; pll|altpll_0|sd1|pll7|clk[0]        ; pll|altpll_0|sd1|pll7|clk[0]        ; Generated ; Constrained ;
; pll|altpll_0|sd1|pll7|clk[1]        ; pll|altpll_0|sd1|pll7|clk[1]        ; Generated ; Constrained ;
; pll|altpll_0|sd1|pll7|clk[2]        ; pll|altpll_0|sd1|pll7|clk[2]        ; Generated ; Constrained ;
+-------------------------------------+-------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; DE         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAG2       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[19]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[20]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[21]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[22]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[23]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VSYNC      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; A[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BA[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BA[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GSCLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LAT         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nCAS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nCS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nRAS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nWE         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; DE         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MAG2       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[19]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[20]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[21]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[22]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; QE[23]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VSYNC      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; A[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BA[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BA[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DQ[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GSCLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LAT         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDO[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nCAS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nCS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nRAS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nWE         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Fri Feb 11 18:20:04 2022
Info: Command: quartus_sta flicker -c top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_oei1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe14|dffe15a* 
Info (332104): Reading SDC File: 'SDRAM/synthesis/submodules/altera_reset_controller.sdc'
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 100.000 -waveform {0.000 50.000} -name CLK_10M CLK_10M
    Info (332110): create_generated_clock -source {pll|altpll_0|sd1|pll7|inclk[0]} -multiply_by 9 -duty_cycle 50.00 -name {pll|altpll_0|sd1|pll7|clk[0]} {pll|altpll_0|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {pll|altpll_0|sd1|pll7|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {pll|altpll_0|sd1|pll7|clk[1]} {pll|altpll_0|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {pll|altpll_0|sd1|pll7|inclk[0]} -divide_by 17 -multiply_by 54 -duty_cycle 50.00 -name {pll|altpll_0|sd1|pll7|clk[2]} {pll|altpll_0|sd1|pll7|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name PIXCLK PIXCLK
    Info (332105): create_clock -period 1.000 -name LED:led|LedCtrl:ledCtrl|shiftClk[0] LED:led|LedCtrl:ledCtrl|shiftClk[0]
    Info (332105): create_clock -period 1.000 -name LED:led|LedCtrl:ledCtrl|shiftClk[1] LED:led|LedCtrl:ledCtrl|shiftClk[1]
    Info (332105): create_clock -period 1.000 -name LED:led|LedCtrl:ledCtrl|shiftClk[2] LED:led|LedCtrl:ledCtrl|shiftClk[2]
    Info (332105): create_clock -period 1.000 -name LED:led|LedCtrl:ledCtrl|shiftClk[3] LED:led|LedCtrl:ledCtrl|shiftClk[3]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = OFF
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.008
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.008            -138.029 PIXCLK 
    Info (332119):    -2.870            -232.360 LED:led|LedCtrl:ledCtrl|shiftClk[3] 
    Info (332119):    -2.552            -206.283 LED:led|LedCtrl:ledCtrl|shiftClk[2] 
    Info (332119):    -2.527            -206.358 LED:led|LedCtrl:ledCtrl|shiftClk[1] 
    Info (332119):    -2.394            -191.251 LED:led|LedCtrl:ledCtrl|shiftClk[0] 
    Info (332119):    -0.169              -0.676 pll|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     0.769               0.000 pll|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    97.706               0.000 CLK_10M 
Info (332146): Worst-case hold slack is -0.107
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.107              -0.428 pll|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     0.344               0.000 pll|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.358               0.000 CLK_10M 
    Info (332119):     0.360               0.000 PIXCLK 
    Info (332119):     0.373               0.000 LED:led|LedCtrl:ledCtrl|shiftClk[0] 
    Info (332119):     0.373               0.000 LED:led|LedCtrl:ledCtrl|shiftClk[2] 
    Info (332119):     0.373               0.000 LED:led|LedCtrl:ledCtrl|shiftClk[3] 
    Info (332119):     0.374               0.000 LED:led|LedCtrl:ledCtrl|shiftClk[1] 
Info (332146): Worst-case recovery slack is 7.810
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.810               0.000 pll|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 0.918
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.918               0.000 pll|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -87.522 PIXCLK 
    Info (332119):    -1.000             -96.000 LED:led|LedCtrl:ledCtrl|shiftClk[0] 
    Info (332119):    -1.000             -96.000 LED:led|LedCtrl:ledCtrl|shiftClk[1] 
    Info (332119):    -1.000             -96.000 LED:led|LedCtrl:ledCtrl|shiftClk[2] 
    Info (332119):    -1.000             -96.000 LED:led|LedCtrl:ledCtrl|shiftClk[3] 
    Info (332119):     5.295               0.000 pll|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    12.247               0.000 pll|altpll_0|sd1|pll7|clk[1] 
    Info (332119):    49.596               0.000 CLK_10M 
Info (332114): Report Metastability: Found 19 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.474
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.474            -116.247 PIXCLK 
    Info (332119):    -2.589            -206.822 LED:led|LedCtrl:ledCtrl|shiftClk[3] 
    Info (332119):    -2.282            -182.960 LED:led|LedCtrl:ledCtrl|shiftClk[2] 
    Info (332119):    -2.273            -182.093 LED:led|LedCtrl:ledCtrl|shiftClk[1] 
    Info (332119):    -2.099            -168.293 LED:led|LedCtrl:ledCtrl|shiftClk[0] 
    Info (332119):    -0.036              -0.144 pll|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     0.989               0.000 pll|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    97.958               0.000 CLK_10M 
Info (332146): Worst-case hold slack is -0.165
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.165              -0.660 pll|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     0.300               0.000 pll|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.312               0.000 CLK_10M 
    Info (332119):     0.316               0.000 PIXCLK 
    Info (332119):     0.338               0.000 LED:led|LedCtrl:ledCtrl|shiftClk[2] 
    Info (332119):     0.339               0.000 LED:led|LedCtrl:ledCtrl|shiftClk[0] 
    Info (332119):     0.340               0.000 LED:led|LedCtrl:ledCtrl|shiftClk[1] 
    Info (332119):     0.340               0.000 LED:led|LedCtrl:ledCtrl|shiftClk[3] 
Info (332146): Worst-case recovery slack is 8.142
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.142               0.000 pll|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 0.828
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.828               0.000 pll|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -87.522 PIXCLK 
    Info (332119):    -1.000             -96.000 LED:led|LedCtrl:ledCtrl|shiftClk[0] 
    Info (332119):    -1.000             -96.000 LED:led|LedCtrl:ledCtrl|shiftClk[1] 
    Info (332119):    -1.000             -96.000 LED:led|LedCtrl:ledCtrl|shiftClk[2] 
    Info (332119):    -1.000             -96.000 LED:led|LedCtrl:ledCtrl|shiftClk[3] 
    Info (332119):     5.298               0.000 pll|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    12.243               0.000 pll|altpll_0|sd1|pll7|clk[1] 
    Info (332119):    49.597               0.000 CLK_10M 
Info (332114): Report Metastability: Found 19 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.825
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.825             -50.604 PIXCLK 
    Info (332119):    -1.239             -93.756 LED:led|LedCtrl:ledCtrl|shiftClk[3] 
    Info (332119):    -1.059             -78.363 LED:led|LedCtrl:ledCtrl|shiftClk[1] 
    Info (332119):    -1.044             -79.295 LED:led|LedCtrl:ledCtrl|shiftClk[2] 
    Info (332119):    -0.947             -73.288 LED:led|LedCtrl:ledCtrl|shiftClk[0] 
    Info (332119):    -0.043              -0.172 pll|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     1.621               0.000 pll|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    98.733               0.000 CLK_10M 
Info (332146): Worst-case hold slack is 0.008
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.008               0.000 pll|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     0.179               0.000 pll|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.181               0.000 PIXCLK 
    Info (332119):     0.186               0.000 CLK_10M 
    Info (332119):     0.194               0.000 LED:led|LedCtrl:ledCtrl|shiftClk[0] 
    Info (332119):     0.194               0.000 LED:led|LedCtrl:ledCtrl|shiftClk[1] 
    Info (332119):     0.194               0.000 LED:led|LedCtrl:ledCtrl|shiftClk[2] 
    Info (332119):     0.194               0.000 LED:led|LedCtrl:ledCtrl|shiftClk[3] 
Info (332146): Worst-case recovery slack is 9.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.135               0.000 pll|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 0.502
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.502               0.000 pll|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -118.871 PIXCLK 
    Info (332119):    -1.000             -96.000 LED:led|LedCtrl:ledCtrl|shiftClk[0] 
    Info (332119):    -1.000             -96.000 LED:led|LedCtrl:ledCtrl|shiftClk[1] 
    Info (332119):    -1.000             -96.000 LED:led|LedCtrl:ledCtrl|shiftClk[2] 
    Info (332119):    -1.000             -96.000 LED:led|LedCtrl:ledCtrl|shiftClk[3] 
    Info (332119):     5.305               0.000 pll|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    12.253               0.000 pll|altpll_0|sd1|pll7|clk[1] 
    Info (332119):    49.273               0.000 CLK_10M 
Info (332114): Report Metastability: Found 19 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4820 megabytes
    Info: Processing ended: Fri Feb 11 18:20:06 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


