$date
	Wed Mar 27 14:09:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module xor_tb $end
$var wire 1 ! Out $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module G1 $end
$var wire 1 ! Out $end
$var wire 1 " a $end
$var wire 1 # b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#10
1!
1#
#20
0#
1"
#30
0!
1#
#40
