// Seed: 2808465625
module module_0 (
    id_1
);
  output wire id_1;
  tri1 id_3;
  assign id_1 = id_3;
  always assign id_2 = 1;
  wire id_4;
  if (1) always $display(id_3);
  if ('b0 == id_3) wire id_5;
  wire id_6;
  assign module_2.id_2 = 0;
  supply1 id_7, id_8 = id_3, id_9;
  wire id_10;
  id_11(
      1, 1, 1
  );
endmodule
module module_1;
  assign id_1 = id_1;
  module_0 modCall_1 (id_1);
endmodule
module module_2 (
    output supply0 id_0,
    input wire id_1,
    output wor id_2,
    input tri1 id_3,
    input wire id_4
);
  wire id_6;
  wire id_7, id_8;
  module_0 modCall_1 (id_8);
endmodule
