# conversion-and-compression-algorithms

Lightweight Verilog utilities for converting and compressing ML-KEM data streams. The RTL modules handle bit-to-byte packing, byte-to-bit unpacking, and simple byte-level encode/decode helpers suitable for integrating ML-KEM key encapsulation flows into FPGA or ASIC designs.