; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-p6:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define ptx_kernel void @triton_red_fused__to_copy_mul_sum_1(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5, ptr addrspace(1) readnone captures(none) %6) local_unnamed_addr !dbg !6 {
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.ctaid.x(), !dbg !9
  %9 = shl i32 %8, 3, !dbg !10
  %10 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !11
  %11 = shl i32 %10, 2, !dbg !11
  %12 = and i32 %11, 4, !dbg !11
  %13 = or disjoint i32 %12, %9, !dbg !12
  %14 = lshr i32 %10, 1, !dbg !13
  %15 = and i32 %14, 63, !dbg !13
  %16 = icmp sgt i32 %5, 0, !dbg !14
  br i1 %16, label %.lr.ph, label %._crit_edge, !dbg !14

.lr.ph:                                           ; preds = %7, %.lr.ph
  %17 = phi float [ %74, %.lr.ph ], [ 0.000000e+00, %7 ]
  %18 = phi float [ %75, %.lr.ph ], [ 0.000000e+00, %7 ]
  %19 = phi float [ %76, %.lr.ph ], [ 0.000000e+00, %7 ]
  %20 = phi float [ %77, %.lr.ph ], [ 0.000000e+00, %7 ]
  %21 = phi i32 [ %78, %.lr.ph ], [ 0, %7 ]
  %22 = or disjoint i32 %21, %15, !dbg !15
  %23 = icmp slt i32 %22, %5, !dbg !16
  %24 = shl i32 %22, 12, !dbg !17
  %25 = add i32 %13, %24, !dbg !18
  %26 = sext i32 %25 to i64, !dbg !19
  %27 = getelementptr half, ptr addrspace(1) %0, i64 %26, !dbg !19
  %28 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %27, i1 %23) #3, !dbg !20
  %29 = extractvalue { i32, i32 } %28, 0, !dbg !20
  %30 = bitcast i32 %29 to <2 x half>, !dbg !20
  %31 = extractvalue { i32, i32 } %28, 1, !dbg !20
  %32 = bitcast i32 %31 to <2 x half>, !dbg !20
  %33 = extractelement <2 x half> %30, i64 0, !dbg !20
  %34 = extractelement <2 x half> %30, i64 1, !dbg !20
  %35 = extractelement <2 x half> %32, i64 0, !dbg !20
  %36 = extractelement <2 x half> %32, i64 1, !dbg !20
  %37 = fpext half %33 to float, !dbg !21
  %38 = fpext half %34 to float, !dbg !21
  %39 = fpext half %35 to float, !dbg !21
  %40 = fpext half %36 to float, !dbg !21
  %41 = getelementptr half, ptr addrspace(1) %1, i64 %26, !dbg !22
  %42 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %41, i1 %23) #3, !dbg !23
  %43 = extractvalue { i32, i32 } %42, 0, !dbg !23
  %44 = bitcast i32 %43 to <2 x half>, !dbg !23
  %45 = extractvalue { i32, i32 } %42, 1, !dbg !23
  %46 = bitcast i32 %45 to <2 x half>, !dbg !23
  %47 = extractelement <2 x half> %44, i64 0, !dbg !23
  %48 = extractelement <2 x half> %44, i64 1, !dbg !23
  %49 = extractelement <2 x half> %46, i64 0, !dbg !23
  %50 = extractelement <2 x half> %46, i64 1, !dbg !23
  %51 = fpext half %47 to float, !dbg !24
  %52 = fpext half %48 to float, !dbg !24
  %53 = fpext half %49 to float, !dbg !24
  %54 = fpext half %50 to float, !dbg !24
  %55 = sext i32 %22 to i64, !dbg !25
  %56 = getelementptr float, ptr addrspace(1) %2, i64 %55, !dbg !25
  %57 = tail call i32 asm sideeffect "mov.u32 $0, $1;\0A\09@$3 ld.global.L1::evict_last.b32 { $0 }, [ $2 + 0 ];", "=r,r,l,b"(i32 0, ptr addrspace(1) %56, i1 %23) #3, !dbg !26
  %58 = tail call i32 asm sideeffect "mov.u32 $0, $1;\0A\09@$3 ld.global.L1::evict_last.b32 { $0 }, [ $2 + 0 ];", "=r,r,l,b"(i32 0, ptr addrspace(1) %56, i1 %23) #3, !dbg !26
  %59 = tail call i32 asm sideeffect "mov.u32 $0, $1;\0A\09@$3 ld.global.L1::evict_last.b32 { $0 }, [ $2 + 0 ];", "=r,r,l,b"(i32 0, ptr addrspace(1) %56, i1 %23) #3, !dbg !26
  %60 = tail call i32 asm sideeffect "mov.u32 $0, $1;\0A\09@$3 ld.global.L1::evict_last.b32 { $0 }, [ $2 + 0 ];", "=r,r,l,b"(i32 0, ptr addrspace(1) %56, i1 %23) #3, !dbg !26
  %61 = bitcast i32 %60 to float, !dbg !26
  %62 = fmul float %51, %61, !dbg !27
  %63 = fmul float %52, %61, !dbg !27
  %64 = fmul float %53, %61, !dbg !27
  %65 = fmul float %54, %61, !dbg !27
  %66 = fmul float %62, %37, !dbg !28
  %67 = fmul float %63, %38, !dbg !28
  %68 = fmul float %64, %39, !dbg !28
  %69 = fmul float %65, %40, !dbg !28
  %70 = fadd float %17, %66, !dbg !29
  %71 = fadd float %18, %67, !dbg !29
  %72 = fadd float %19, %68, !dbg !29
  %73 = fadd float %20, %69, !dbg !29
  %74 = select i1 %23, float %70, float %17, !dbg !30
  %75 = select i1 %23, float %71, float %18, !dbg !30
  %76 = select i1 %23, float %72, float %19, !dbg !30
  %77 = select i1 %23, float %73, float %20, !dbg !30
  %78 = add i32 %21, 64, !dbg !14
  %79 = icmp slt i32 %78, %5, !dbg !14
  br i1 %79, label %.lr.ph, label %._crit_edge, !dbg !14

._crit_edge:                                      ; preds = %.lr.ph, %7
  %80 = phi float [ 0.000000e+00, %7 ], [ %74, %.lr.ph ]
  %81 = phi float [ 0.000000e+00, %7 ], [ %75, %.lr.ph ]
  %82 = phi float [ 0.000000e+00, %7 ], [ %76, %.lr.ph ]
  %83 = phi float [ 0.000000e+00, %7 ], [ %77, %.lr.ph ]
  %84 = lshr i32 %10, 5, !dbg !13
  %85 = and i32 %10, 30, !dbg !11
  %86 = and i32 %10, 7, !dbg !11
  %87 = or disjoint i32 %9, %86, !dbg !12
  %88 = bitcast float %80 to i32, !dbg !31
  %89 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %88, i32 16, i32 31), !dbg !31
  %90 = bitcast i32 %89 to float, !dbg !31
  %91 = fadd float %80, %90, !dbg !35
  %92 = bitcast float %91 to i32, !dbg !31
  %93 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %92, i32 8, i32 31), !dbg !31
  %94 = bitcast i32 %93 to float, !dbg !31
  %95 = fadd float %91, %94, !dbg !35
  %96 = bitcast float %95 to i32, !dbg !31
  %97 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %96, i32 4, i32 31), !dbg !31
  %98 = bitcast i32 %97 to float, !dbg !31
  %99 = fadd float %95, %98, !dbg !35
  %100 = bitcast float %99 to i32, !dbg !31
  %101 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %100, i32 2, i32 31), !dbg !31
  %102 = bitcast i32 %101 to float, !dbg !31
  %103 = fadd float %99, %102, !dbg !35
  %104 = bitcast float %81 to i32, !dbg !31
  %105 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %104, i32 16, i32 31), !dbg !31
  %106 = bitcast i32 %105 to float, !dbg !31
  %107 = fadd float %81, %106, !dbg !35
  %108 = bitcast float %107 to i32, !dbg !31
  %109 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %108, i32 8, i32 31), !dbg !31
  %110 = bitcast i32 %109 to float, !dbg !31
  %111 = fadd float %107, %110, !dbg !35
  %112 = bitcast float %111 to i32, !dbg !31
  %113 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %112, i32 4, i32 31), !dbg !31
  %114 = bitcast i32 %113 to float, !dbg !31
  %115 = fadd float %111, %114, !dbg !35
  %116 = bitcast float %115 to i32, !dbg !31
  %117 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %116, i32 2, i32 31), !dbg !31
  %118 = bitcast i32 %117 to float, !dbg !31
  %119 = fadd float %115, %118, !dbg !35
  %120 = bitcast float %82 to i32, !dbg !31
  %121 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %120, i32 16, i32 31), !dbg !31
  %122 = bitcast i32 %121 to float, !dbg !31
  %123 = fadd float %82, %122, !dbg !35
  %124 = bitcast float %123 to i32, !dbg !31
  %125 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %124, i32 8, i32 31), !dbg !31
  %126 = bitcast i32 %125 to float, !dbg !31
  %127 = fadd float %123, %126, !dbg !35
  %128 = bitcast float %127 to i32, !dbg !31
  %129 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %128, i32 4, i32 31), !dbg !31
  %130 = bitcast i32 %129 to float, !dbg !31
  %131 = fadd float %127, %130, !dbg !35
  %132 = bitcast float %131 to i32, !dbg !31
  %133 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %132, i32 2, i32 31), !dbg !31
  %134 = bitcast i32 %133 to float, !dbg !31
  %135 = fadd float %131, %134, !dbg !35
  %136 = bitcast float %83 to i32, !dbg !31
  %137 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %136, i32 16, i32 31), !dbg !31
  %138 = bitcast i32 %137 to float, !dbg !31
  %139 = fadd float %83, %138, !dbg !35
  %140 = bitcast float %139 to i32, !dbg !31
  %141 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %140, i32 8, i32 31), !dbg !31
  %142 = bitcast i32 %141 to float, !dbg !31
  %143 = fadd float %139, %142, !dbg !35
  %144 = bitcast float %143 to i32, !dbg !31
  %145 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %144, i32 4, i32 31), !dbg !31
  %146 = bitcast i32 %145 to float, !dbg !31
  %147 = fadd float %143, %146, !dbg !35
  %148 = bitcast float %147 to i32, !dbg !31
  %149 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %148, i32 2, i32 31), !dbg !31
  %150 = bitcast i32 %149 to float, !dbg !31
  %151 = fadd float %147, %150, !dbg !35
  %152 = and i32 %84, 3, !dbg !31
  %153 = icmp eq i32 %85, 0, !dbg !31
  %154 = shl nuw nsw i32 %12, 2, !dbg !31
  %155 = or disjoint i32 %154, %152, !dbg !31
  %156 = getelementptr float, ptr addrspace(3) @global_smem, i32 %155, !dbg !31
  %157 = bitcast float %103 to <1 x i32>, !dbg !31
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %156, <1 x i32> %157, i1 %153) #3, !dbg !31
  %158 = or disjoint i32 %154, 4, !dbg !31
  %159 = or disjoint i32 %158, %152, !dbg !31
  %160 = getelementptr float, ptr addrspace(3) @global_smem, i32 %159, !dbg !31
  %161 = bitcast float %119 to <1 x i32>, !dbg !31
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %160, <1 x i32> %161, i1 %153) #3, !dbg !31
  %162 = or disjoint i32 %154, 8, !dbg !31
  %163 = or disjoint i32 %162, %152, !dbg !31
  %164 = getelementptr float, ptr addrspace(3) @global_smem, i32 %163, !dbg !31
  %165 = bitcast float %135 to <1 x i32>, !dbg !31
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %164, <1 x i32> %165, i1 %153) #3, !dbg !31
  %166 = or disjoint i32 %154, 12, !dbg !31
  %167 = or disjoint i32 %166, %152, !dbg !31
  %168 = getelementptr float, ptr addrspace(3) @global_smem, i32 %167, !dbg !31
  %169 = bitcast float %151 to <1 x i32>, !dbg !31
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %168, <1 x i32> %169, i1 %153) #3, !dbg !31
  tail call void @llvm.nvvm.barrier0(), !dbg !31
  %170 = icmp slt i32 %10, 32, !dbg !31
  %171 = getelementptr float, ptr addrspace(3) @global_smem, i32 %10, !dbg !31
  %172 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %171, i1 %170) #3, !dbg !31
  %173 = bitcast i32 %172 to float, !dbg !31
  %174 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %172, i32 2, i32 31), !dbg !31
  %175 = bitcast i32 %174 to float, !dbg !31
  %176 = fadd float %173, %175, !dbg !35
  %177 = bitcast float %176 to i32, !dbg !31
  %178 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %177, i32 1, i32 31), !dbg !31
  %179 = bitcast i32 %178 to float, !dbg !31
  %180 = fadd float %176, %179, !dbg !35
  %181 = and i32 %10, 3, !dbg !31
  %182 = icmp eq i32 %181, 0, !dbg !31
  %183 = and i1 %170, %182, !dbg !31
  %184 = bitcast float %180 to <1 x i32>, !dbg !31
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %171, <1 x i32> %184, i1 %183) #3, !dbg !31
  tail call void @llvm.nvvm.barrier0(), !dbg !31
  %185 = getelementptr float, ptr addrspace(3) @global_smem, i32 %154, !dbg !31
  %186 = load i32, ptr addrspace(3) %185, align 16, !dbg !31
  %187 = getelementptr float, ptr addrspace(3) @global_smem, i32 %158, !dbg !31
  %188 = load i32, ptr addrspace(3) %187, align 16, !dbg !31
  %189 = getelementptr float, ptr addrspace(3) @global_smem, i32 %162, !dbg !31
  %190 = load i32, ptr addrspace(3) %189, align 16, !dbg !31
  %191 = getelementptr float, ptr addrspace(3) @global_smem, i32 %166, !dbg !31
  %192 = load i32, ptr addrspace(3) %191, align 16, !dbg !31
  tail call void @llvm.nvvm.barrier0(), !dbg !37
  %193 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %12, !dbg !37
  tail call void asm sideeffect "@$5 st.shared.v4.b32 [ $0 + 0 ], { $1, $2, $3, $4 };", "r,r,r,r,r,b"(ptr addrspace(3) %193, i32 %186, i32 %188, i32 %190, i32 %192, i1 true) #3, !dbg !37
  tail call void @llvm.nvvm.barrier0(), !dbg !37
  %194 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %86, !dbg !37
  %195 = load float, ptr addrspace(3) %194, align 4, !dbg !37
  %196 = sext i32 %87 to i64, !dbg !38
  %197 = getelementptr half, ptr addrspace(1) %3, i64 %196, !dbg !38
  %198 = fptrunc float %195 to half, !dbg !37
  %199 = and i32 %10, 120, !dbg !37
  %200 = icmp eq i32 %199, 0, !dbg !37
  %201 = bitcast half %198 to i16, !dbg !37
  tail call void asm sideeffect "@$2 st.global.b16 [ $1 + 0 ], { $0 };", "c,l,b"(i16 %201, ptr addrspace(1) %197, i1 %200) #3, !dbg !37
  ret void, !dbg !39
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.ctaid.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4}
!llvm.ident = !{!5}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "co4nmxvvabannmoyltgvv474a5vyv6vjk2hrq3xz5okm532j7cpu.py", directory: "/tmp/torchinductor_root/o4")
!4 = !{ptr @triton_red_fused__to_copy_mul_sum_1, !"reqntidx", i32 128}
!5 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!6 = distinct !DISubprogram(name: "triton_red_fused__to_copy_mul_sum_1", linkageName: "triton_red_fused__to_copy_mul_sum_1", scope: !3, file: !3, line: 18, type: !7, scopeLine: 18, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!7 = !DISubroutineType(cc: DW_CC_normal, types: !8)
!8 = !{}
!9 = !DILocation(line: 22, column: 28, scope: !6)
!10 = !DILocation(line: 22, column: 33, scope: !6)
!11 = !DILocation(line: 23, column: 44, scope: !6)
!12 = !DILocation(line: 23, column: 23, scope: !6)
!13 = !DILocation(line: 25, column: 37, scope: !6)
!14 = !DILocation(line: 29, column: 40, scope: !6)
!15 = !DILocation(line: 30, column: 31, scope: !6)
!16 = !DILocation(line: 31, column: 29, scope: !6)
!17 = !DILocation(line: 35, column: 44, scope: !6)
!18 = !DILocation(line: 35, column: 39, scope: !6)
!19 = !DILocation(line: 35, column: 34, scope: !6)
!20 = !DILocation(line: 35, column: 51, scope: !6)
!21 = !DILocation(line: 35, column: 105, scope: !6)
!22 = !DILocation(line: 36, column: 34, scope: !6)
!23 = !DILocation(line: 36, column: 51, scope: !6)
!24 = !DILocation(line: 36, column: 105, scope: !6)
!25 = !DILocation(line: 37, column: 34, scope: !6)
!26 = !DILocation(line: 37, column: 41, scope: !6)
!27 = !DILocation(line: 39, column: 22, scope: !6)
!28 = !DILocation(line: 41, column: 22, scope: !6)
!29 = !DILocation(line: 43, column: 23, scope: !6)
!30 = !DILocation(line: 44, column: 40, scope: !6)
!31 = !DILocation(line: 286, column: 36, scope: !32, inlinedAt: !34)
!32 = distinct !DILexicalBlockFile(scope: !6, file: !33, discriminator: 0)
!33 = !DIFile(filename: "standard.py", directory: "/workspace/torch-compile-caching/.venv/lib/python3.11/site-packages/triton/language")
!34 = !DILocation(line: 45, column: 25, scope: !6)
!35 = !DILocation(line: 256, column: 15, scope: !36, inlinedAt: !34)
!36 = distinct !DILexicalBlockFile(scope: !32, file: !33, discriminator: 0)
!37 = !DILocation(line: 46, column: 36, scope: !6)
!38 = !DILocation(line: 46, column: 25, scope: !6)
!39 = !DILocation(line: 46, column: 4, scope: !6)
