
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000336                       # Number of seconds simulated
sim_ticks                                   335914500                       # Number of ticks simulated
final_tick                                  335914500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  15733                       # Simulator instruction rate (inst/s)
host_op_rate                                    17138                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17472455                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680428                       # Number of bytes of host memory used
host_seconds                                    19.23                       # Real time elapsed on the host
sim_insts                                      302465                       # Number of instructions simulated
sim_ops                                        329480                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    335914500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           50944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          441472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             492416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        50944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         50944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       169856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          169856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             6898                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2654                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2654                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          151657639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         1314239189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1465896828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     151657639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        151657639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       505652480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            505652480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       505652480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         151657639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1314239189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1971549308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7695                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6417                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7695                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6417                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 289856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  202624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  255680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  492480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               410688                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3166                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2392                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              851                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     335913500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7695                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6417                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    378.044444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   230.423770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.865854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          393     27.29%     27.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          344     23.89%     51.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          161     11.18%     62.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          126      8.75%     71.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           72      5.00%     76.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           40      2.78%     78.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           23      1.60%     80.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           16      1.11%     81.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          265     18.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1440                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          237                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.949367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.691193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.420810                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               1      0.42%      0.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             23      9.70%     10.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            58     24.47%     34.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            66     27.85%     62.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            53     22.36%     84.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            21      8.86%     93.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             8      3.38%     97.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35             2      0.84%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39             1      0.42%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             1      0.42%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.42%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.42%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::116-119            1      0.42%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           237                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          237                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.856540                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.783903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.663571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              173     73.00%     73.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      2.95%     75.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               23      9.70%     85.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      5.06%     90.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      2.95%     93.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      3.80%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.84%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      1.27%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           237                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     89675000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               174593750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   22645000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19800.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38550.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       862.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       761.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1466.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1222.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.45                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3440                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3637                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.36                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      23803.39                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5397840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2850045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                10552920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5350500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             46619160                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               576960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       100306320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         4687680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              202770945                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            603.637661                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            232150500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       246500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      11180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     12200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      92299500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    219988500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4926600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2610960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                21777000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               15503400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             54678390                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               579360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        97146810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy          559200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              224211240                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            667.464210                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            214510250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       305750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      1452750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     109918500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    213057500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    335914500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   70508                       # Number of BP lookups
system.cpu.branchPred.condPredicted             54666                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              4271                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                38452                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   34251                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             89.074691                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    5290                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                559                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            2676                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1603                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1073                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    335914500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    335914500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    335914500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    335914500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    67                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       335914500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           671830                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              26720                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         422385                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       70508                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              41144                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        583138                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    8750                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  482                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           256                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          642                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    147578                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   374                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             615613                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.769202                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.123328                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   377106     61.26%     61.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   102224     16.61%     77.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    37542      6.10%     83.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    98741     16.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               615613                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.104949                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.628708                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    46280                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                408009                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    124619                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 32975                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3730                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                31137                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   671                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 396992                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 15214                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   3730                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    79986                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  195637                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          65384                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    122251                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                148625                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 380774                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  6369                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  8991                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   1715                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  32720                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  88541                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              387655                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1796465                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           443040                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                330124                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    57531                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                404                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            402                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     98478                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               133637                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               55355                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             57137                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            28552                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     373816                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 694                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    354202                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1716                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           45029                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       121665                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             24                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        615613                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.575365                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.872614                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              389507     63.27%     63.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              126791     20.60%     83.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               72834     11.83%     95.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               24181      3.93%     99.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2300      0.37%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          615613                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   15413     17.89%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     17.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  63106     73.23%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  7644      8.87%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                8      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                169773     47.93%     47.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   37      0.01%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               130924     36.96%     84.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               53452     15.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 354202                       # Type of FU issued
system.cpu.iq.rate                           0.527220                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       86171                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.243282                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1411864                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            419568                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       346281                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  40                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 440349                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      24                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            45536                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        11467                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         4171                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          241                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1759                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3730                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   21542                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7491                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              374517                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                133637                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                55355                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                392                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    333                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6947                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             45                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1197                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2593                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3790                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                349520                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                129022                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4682                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             7                       # number of nop insts executed
system.cpu.iew.exec_refs                       181923                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    48448                       # Number of branches executed
system.cpu.iew.exec_stores                      52901                       # Number of stores executed
system.cpu.iew.exec_rate                     0.520251                       # Inst execution rate
system.cpu.iew.wb_sent                         346531                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        346297                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    217568                       # num instructions producing a value
system.cpu.iew.wb_consumers                    321729                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.515453                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.676246                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           39519                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             670                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3626                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       608483                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.541478                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.337973                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       466993     76.75%     76.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        77565     12.75%     89.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        13877      2.28%     91.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        21120      3.47%     95.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         4271      0.70%     95.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        16267      2.67%     98.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1820      0.30%     98.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1098      0.18%     99.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         5472      0.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       608483                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               302465                       # Number of instructions committed
system.cpu.commit.committedOps                 329480                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         173354                       # Number of memory references committed
system.cpu.commit.loads                        122170                       # Number of loads committed
system.cpu.commit.membars                         302                       # Number of memory barriers committed
system.cpu.commit.branches                      45501                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    290240                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2552                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           156122     47.38%     47.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          122170     37.08%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          51168     15.53%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            329480                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  5472                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       971152                       # The number of ROB reads
system.cpu.rob.rob_writes                      745135                       # The number of ROB writes
system.cpu.timesIdled                             811                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           56217                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      302465                       # Number of Instructions Simulated
system.cpu.committedOps                        329480                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.221183                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.221183                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.450211                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.450211                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   362525                       # number of integer regfile reads
system.cpu.int_regfile_writes                  210510                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                   1423239                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   134068                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  181634                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    603                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    335914500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              6882                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.983433                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              111089                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6898                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.104523                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            661000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.983433                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1050498                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1050498                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    335914500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        72461                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           72461                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        38027                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          38027                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          300                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          301                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          301                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        110488                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           110488                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       110488                       # number of overall hits
system.cpu.dcache.overall_hits::total          110488                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         7689                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7689                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        11669                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11669                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        19358                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          19358                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        19358                       # number of overall misses
system.cpu.dcache.overall_misses::total         19358                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    363577500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    363577500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    552400500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    552400500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       140000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       140000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    915978000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    915978000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    915978000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    915978000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        80150                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        80150                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        49696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          301                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          301                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       129846                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       129846                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       129846                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       129846                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.095933                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.095933                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.234808                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.234808                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.009901                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009901                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.149084                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.149084                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.149084                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.149084                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 47285.407725                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47285.407725                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47339.146456                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47339.146456                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 46666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 46666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 47317.801426                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47317.801426                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 47317.801426                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47317.801426                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          333                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        73219                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1188                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.571429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    61.632155                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         6882                       # number of writebacks
system.cpu.dcache.writebacks::total              6882                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         2826                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2826                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         9634                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9634                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        12460                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12460                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        12460                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12460                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         4863                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4863                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2035                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2035                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         6898                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6898                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         6898                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6898                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    234295500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    234295500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    109814000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    109814000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    344109500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    344109500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    344109500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    344109500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.060674                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.060674                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.040949                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040949                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.053124                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.053124                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.053124                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.053124                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 48179.210364                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48179.210364                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53962.653563                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53962.653563                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 49885.401566                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49885.401566                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 49885.401566                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49885.401566                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    335914500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    335914500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    335914500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               420                       # number of replacements
system.cpu.icache.tags.tagsinuse           339.209990                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              146650                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               796                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            184.233668                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   339.209990                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.662520                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.662520                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            295940                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           295940                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    335914500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       146650                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          146650                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        146650                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           146650                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       146650                       # number of overall hits
system.cpu.icache.overall_hits::total          146650                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          922                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           922                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          922                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            922                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          922                       # number of overall misses
system.cpu.icache.overall_misses::total           922                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     53782490                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53782490                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     53782490                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53782490                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     53782490                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53782490                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       147572                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       147572                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       147572                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       147572                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       147572                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       147572                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.006248                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006248                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.006248                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006248                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.006248                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006248                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 58332.418655                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58332.418655                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 58332.418655                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58332.418655                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 58332.418655                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58332.418655                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        12453                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               143                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    87.083916                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           16                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          420                       # number of writebacks
system.cpu.icache.writebacks::total               420                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          125                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          125                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          125                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          125                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          125                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          125                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          797                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          797                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          797                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          797                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          797                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          797                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     48021991                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48021991                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     48021991                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48021991                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     48021991                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48021991                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.005401                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005401                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.005401                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005401                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.005401                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005401                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 60253.439147                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60253.439147                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 60253.439147                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60253.439147                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 60253.439147                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60253.439147                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    335914500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    335914500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests         14997                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         7302                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          885                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    335914500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5658                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2654                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4648                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2036                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2036                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            797                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4862                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         2013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        20678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        77824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       881920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  959744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7695                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.115010                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.319054                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6810     88.50%     88.50% # Request fanout histogram
system.membus.snoop_fanout::1                     885     11.50%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7695                       # Request fanout histogram
system.membus.reqLayer0.occupancy            45529500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4205240                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           35697244                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             10.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
