{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 12 23:03:41 2021 " "Info: Processing started: Fri Mar 12 23:03:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAP_1 -c SAP_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SAP_1 -c SAP_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Accumulator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Info: Found entity 1: Accumulator" {  } { { "Accumulator.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/Accumulator.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SAP_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SAP_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAP_1 " "Info: Found entity 1: SAP_1" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register_B.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Register_B.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_B " "Info: Found entity 1: register_B" {  } { { "Register_B.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/Register_B.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/ALU.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register_output.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Register_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_output " "Info: Found entity 1: Register_output" {  } { { "Register_output.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/Register_output.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "memory SAP_1.v(27) " "Error (10219): Verilog HDL Continuous Assignment error at SAP_1.v(27): object \"memory\" on left-hand side of assignment must have a net type" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 27 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "memory SAP_1.v(28) " "Error (10219): Verilog HDL Continuous Assignment error at SAP_1.v(28): object \"memory\" on left-hand side of assignment must have a net type" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 28 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "memory SAP_1.v(29) " "Error (10219): Verilog HDL Continuous Assignment error at SAP_1.v(29): object \"memory\" on left-hand side of assignment must have a net type" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 29 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "memory SAP_1.v(30) " "Error (10219): Verilog HDL Continuous Assignment error at SAP_1.v(30): object \"memory\" on left-hand side of assignment must have a net type" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 30 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "memory SAP_1.v(32) " "Error (10219): Verilog HDL Continuous Assignment error at SAP_1.v(32): object \"memory\" on left-hand side of assignment must have a net type" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 32 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "memory SAP_1.v(33) " "Error (10219): Verilog HDL Continuous Assignment error at SAP_1.v(33): object \"memory\" on left-hand side of assignment must have a net type" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 33 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "memory SAP_1.v(34) " "Error (10219): Verilog HDL Continuous Assignment error at SAP_1.v(34): object \"memory\" on left-hand side of assignment must have a net type" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 34 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "memory SAP_1.v(35) " "Error (10219): Verilog HDL Continuous Assignment error at SAP_1.v(35): object \"memory\" on left-hand side of assignment must have a net type" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 35 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "memory SAP_1.v(37) " "Error (10219): Verilog HDL Continuous Assignment error at SAP_1.v(37): object \"memory\" on left-hand side of assignment must have a net type" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 37 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "memory SAP_1.v(38) " "Error (10219): Verilog HDL Continuous Assignment error at SAP_1.v(38): object \"memory\" on left-hand side of assignment must have a net type" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 38 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "memory SAP_1.v(39) " "Error (10219): Verilog HDL Continuous Assignment error at SAP_1.v(39): object \"memory\" on left-hand side of assignment must have a net type" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 39 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "memory SAP_1.v(40) " "Error (10219): Verilog HDL Continuous Assignment error at SAP_1.v(40): object \"memory\" on left-hand side of assignment must have a net type" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 40 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "memory SAP_1.v(42) " "Error (10219): Verilog HDL Continuous Assignment error at SAP_1.v(42): object \"memory\" on left-hand side of assignment must have a net type" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 42 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "memory SAP_1.v(43) " "Error (10219): Verilog HDL Continuous Assignment error at SAP_1.v(43): object \"memory\" on left-hand side of assignment must have a net type" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 43 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "memory SAP_1.v(44) " "Error (10219): Verilog HDL Continuous Assignment error at SAP_1.v(44): object \"memory\" on left-hand side of assignment must have a net type" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 44 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "memory SAP_1.v(45) " "Error (10219): Verilog HDL Continuous Assignment error at SAP_1.v(45): object \"memory\" on left-hand side of assignment must have a net type" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 45 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 16 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Error: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 12 23:03:42 2021 " "Error: Processing ended: Fri Mar 12 23:03:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 18 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
