module Beta(a: Input, b: Output, c: Output) {
    Wire[1..0] theta

    comb {
        theta = {2{{a}}}
        c = theta[0]
    }

    Register l = 1b0
    l.data = theta[0] // _1l_data
    l.clock = ~a
    l.reset = theta[1]

    b = theta[1]
}