Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Mon Jan  8 14:52:09 2024
| Host              : CAD201 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/calvin0901/dspic/fft16/fft16_timing_report.txt
| Design            : fft_16
| Device            : xcu50-fsvh2104
| Speed File        : -2LV  PRODUCTION 1.30 05-01-2022
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (24)
11. checking partial_output_delay (24)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

en
rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (24)
-------------------------------------
 There are 24 input ports with partial input delay specified. (HIGH)

sin_im[0]
sin_im[10]
sin_im[11]
sin_im[1]
sin_im[2]
sin_im[3]
sin_im[4]
sin_im[5]
sin_im[6]
sin_im[7]
sin_im[8]
sin_im[9]
sin_re[0]
sin_re[10]
sin_re[11]
sin_re[1]
sin_re[2]
sin_re[3]
sin_re[4]
sin_re[5]
sin_re[6]
sin_re[7]
sin_re[8]
sin_re[9]


11. checking partial_output_delay (24)
--------------------------------------
 There are 24 ports with partial output delay specified. (HIGH)

sout_im[0]
sout_im[10]
sout_im[11]
sout_im[1]
sout_im[2]
sout_im[3]
sout_im[4]
sout_im[5]
sout_im[6]
sout_im[7]
sout_im[8]
sout_im[9]
sout_re[0]
sout_re[10]
sout_re[11]
sout_re[1]
sout_re[2]
sout_re[3]
sout_re[4]
sout_re[5]
sout_re[6]
sout_re[7]
sout_re[8]
sout_re[9]


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.068        0.000                      0                  322       -2.420     -112.756                    128                  346        2.038        0.000                       0                   324  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.800}        5.600           178.571         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.068        0.000                      0                  322       -2.420     -112.756                    128                  346        2.038        0.000                       0                   324  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
Hold  :          128  Failing Endpoints,  Worst Slack       -2.420ns,  Total Violation     -112.756ns
PW    :            0  Failing Endpoints,  Worst Slack        2.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 d1_re_reg[7][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            stage1_out_im_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (clk rise@5.600ns - clk rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 3.805ns (70.515%)  route 1.591ns (29.485%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 8.785 - 5.600 ) 
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         FDRE                                         r  d1_re_reg[7][11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     3.785 f  d1_re_reg[7][11]/Q
                         net (fo=5, unplaced)         0.172     3.957    bf1/d1_re_reg[7][11]
                                                                      f  bf1/add_re_carry__0_i_1__2/I0
                         LUT1 (Prop_LUT1_I0_O)        0.091     4.048 r  bf1/add_re_carry__0_i_1__2/O
                         net (fo=1, unplaced)         0.176     4.224    bf1/add_re_carry__0_i_1__2_n_0
                                                                      r  bf1/add_re_carry__0/DI[3]
                         CARRY8 (Prop_CARRY8_DI[3]_CO[4])
                                                      0.240     4.464 r  bf1/add_re_carry__0/CO[4]
                         net (fo=25, unplaced)        0.252     4.716    bf1/add_re_carry__0_n_3
                                                                      r  bf1/m0_i_8__0/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     4.774 f  bf1/m0_i_8__0/O
                         net (fo=38, unplaced)        0.302     5.076    tf1/m2/A[24]
                                                                      f  tf1/m2/DSP_A_B_DATA_INST/A[24]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[24]_A2_DATA[24])
                                                      0.258     5.334 r  tf1/m2/DSP_A_B_DATA_INST/A2_DATA[24]
                         net (fo=1, unplaced)         0.000     5.334    tf1/m2/DSP_A_B_DATA.A2_DATA<24>
                                                                      r  tf1/m2/DSP_PREADD_DATA_INST/A2_DATA[24]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[24]_A2A1[24])
                                                      0.114     5.448 r  tf1/m2/DSP_PREADD_DATA_INST/A2A1[24]
                         net (fo=1, unplaced)         0.000     5.448    tf1/m2/DSP_PREADD_DATA.A2A1<24>
                                                                      r  tf1/m2/DSP_MULTIPLIER_INST/A2A1[24]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[24]_U[42])
                                                      0.700     6.148 f  tf1/m2/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, unplaced)         0.000     6.148    tf1/m2/DSP_MULTIPLIER.U<42>
                                                                      f  tf1/m2/DSP_M_DATA_INST/U[42]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[42]_U_DATA[42])
                                                      0.067     6.215 r  tf1/m2/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, unplaced)         0.000     6.215    tf1/m2/DSP_M_DATA.U_DATA<42>
                                                                      r  tf1/m2/DSP_ALU_INST/U_DATA[42]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[42]_ALU_OUT[47])
                                                      0.727     6.942 f  tf1/m2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.942    tf1/m2/DSP_ALU.ALU_OUT<47>
                                                                      f  tf1/m2/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     7.109 r  tf1/m2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     7.123    tf1/s1/PCIN[47]
                                                                      r  tf1/s1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[20])
                                                      0.739     7.862 f  tf1/s1/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, unplaced)         0.000     7.862    tf1/s1/DSP_ALU.ALU_OUT<20>
                                                                      f  tf1/s1/DSP_OUTPUT_INST/ALU_OUT[20]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[20]_P[20])
                                                      0.146     8.008 r  tf1/s1/DSP_OUTPUT_INST/P[20]
                         net (fo=2, unplaced)         0.197     8.205    tf1/s1__0[20]
                                                                      r  tf1/stage1_out_im[9]_i_2/I2
                         LUT6 (Prop_LUT6_I2_O)        0.189     8.394 r  tf1/stage1_out_im[9]_i_2/O
                         net (fo=8, unplaced)         0.181     8.575    bf1/stage1_out_im_reg[1]
                                                                      r  bf1/stage1_out_im[10]_i_4/I3
                         LUT4 (Prop_LUT4_I3_O)        0.138     8.713 r  bf1/stage1_out_im[10]_i_4/O
                         net (fo=4, unplaced)         0.230     8.943    tf1/stage1_out_im_reg[1]_0
                                                                      r  tf1/stage1_out_im[10]_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.058     9.001 r  tf1/stage1_out_im[10]_i_1/O
                         net (fo=1, unplaced)         0.067     9.068    mux1_out_im[10]
                         FDRE                                         r  stage1_out_im_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.600     5.600 r  
                                                      0.000     5.600 r  clk (IN)
                         net (fo=0)                   0.000     5.600    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     6.010 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.010    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.010 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.297     6.307    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.346 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.439     8.785    clk_IBUF_BUFG
                         FDRE                                         r  stage1_out_im_reg[10]/C
                         clock pessimism              0.342     9.127    
                         clock uncertainty           -0.035     9.092    
                         FDRE (Setup_FDRE_C_D)        0.044     9.136    stage1_out_im_reg[10]
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 d1_re_reg[7][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            stage1_out_im_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (clk rise@5.600ns - clk rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 3.805ns (70.515%)  route 1.591ns (29.485%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 8.785 - 5.600 ) 
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         FDRE                                         r  d1_re_reg[7][11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     3.785 f  d1_re_reg[7][11]/Q
                         net (fo=5, unplaced)         0.172     3.957    bf1/d1_re_reg[7][11]
                                                                      f  bf1/add_re_carry__0_i_1__2/I0
                         LUT1 (Prop_LUT1_I0_O)        0.091     4.048 r  bf1/add_re_carry__0_i_1__2/O
                         net (fo=1, unplaced)         0.176     4.224    bf1/add_re_carry__0_i_1__2_n_0
                                                                      r  bf1/add_re_carry__0/DI[3]
                         CARRY8 (Prop_CARRY8_DI[3]_CO[4])
                                                      0.240     4.464 r  bf1/add_re_carry__0/CO[4]
                         net (fo=25, unplaced)        0.252     4.716    bf1/add_re_carry__0_n_3
                                                                      r  bf1/m0_i_8__0/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     4.774 f  bf1/m0_i_8__0/O
                         net (fo=38, unplaced)        0.302     5.076    tf1/m2/A[24]
                                                                      f  tf1/m2/DSP_A_B_DATA_INST/A[24]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[24]_A2_DATA[24])
                                                      0.258     5.334 r  tf1/m2/DSP_A_B_DATA_INST/A2_DATA[24]
                         net (fo=1, unplaced)         0.000     5.334    tf1/m2/DSP_A_B_DATA.A2_DATA<24>
                                                                      r  tf1/m2/DSP_PREADD_DATA_INST/A2_DATA[24]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[24]_A2A1[24])
                                                      0.114     5.448 r  tf1/m2/DSP_PREADD_DATA_INST/A2A1[24]
                         net (fo=1, unplaced)         0.000     5.448    tf1/m2/DSP_PREADD_DATA.A2A1<24>
                                                                      r  tf1/m2/DSP_MULTIPLIER_INST/A2A1[24]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[24]_U[42])
                                                      0.700     6.148 f  tf1/m2/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, unplaced)         0.000     6.148    tf1/m2/DSP_MULTIPLIER.U<42>
                                                                      f  tf1/m2/DSP_M_DATA_INST/U[42]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[42]_U_DATA[42])
                                                      0.067     6.215 r  tf1/m2/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, unplaced)         0.000     6.215    tf1/m2/DSP_M_DATA.U_DATA<42>
                                                                      r  tf1/m2/DSP_ALU_INST/U_DATA[42]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[42]_ALU_OUT[47])
                                                      0.727     6.942 f  tf1/m2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.942    tf1/m2/DSP_ALU.ALU_OUT<47>
                                                                      f  tf1/m2/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     7.109 r  tf1/m2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     7.123    tf1/s1/PCIN[47]
                                                                      r  tf1/s1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[20])
                                                      0.739     7.862 f  tf1/s1/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, unplaced)         0.000     7.862    tf1/s1/DSP_ALU.ALU_OUT<20>
                                                                      f  tf1/s1/DSP_OUTPUT_INST/ALU_OUT[20]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[20]_P[20])
                                                      0.146     8.008 r  tf1/s1/DSP_OUTPUT_INST/P[20]
                         net (fo=2, unplaced)         0.197     8.205    tf1/s1__0[20]
                                                                      r  tf1/stage1_out_im[9]_i_2/I2
                         LUT6 (Prop_LUT6_I2_O)        0.189     8.394 r  tf1/stage1_out_im[9]_i_2/O
                         net (fo=8, unplaced)         0.181     8.575    bf1/stage1_out_im_reg[1]
                                                                      r  bf1/stage1_out_im[10]_i_4/I3
                         LUT4 (Prop_LUT4_I3_O)        0.138     8.713 r  bf1/stage1_out_im[10]_i_4/O
                         net (fo=4, unplaced)         0.230     8.943    tf1/stage1_out_im_reg[1]_0
                                                                      r  tf1/stage1_out_im[1]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     9.001 r  tf1/stage1_out_im[1]_i_1/O
                         net (fo=1, unplaced)         0.067     9.068    mux1_out_im[1]
                         FDRE                                         r  stage1_out_im_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.600     5.600 r  
                                                      0.000     5.600 r  clk (IN)
                         net (fo=0)                   0.000     5.600    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     6.010 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.010    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.010 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.297     6.307    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.346 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.439     8.785    clk_IBUF_BUFG
                         FDRE                                         r  stage1_out_im_reg[1]/C
                         clock pessimism              0.342     9.127    
                         clock uncertainty           -0.035     9.092    
                         FDRE (Setup_FDRE_C_D)        0.044     9.136    stage1_out_im_reg[1]
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 d1_re_reg[7][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            stage1_out_im_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (clk rise@5.600ns - clk rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 3.805ns (70.515%)  route 1.591ns (29.485%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 8.785 - 5.600 ) 
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         FDRE                                         r  d1_re_reg[7][11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     3.785 f  d1_re_reg[7][11]/Q
                         net (fo=5, unplaced)         0.172     3.957    bf1/d1_re_reg[7][11]
                                                                      f  bf1/add_re_carry__0_i_1__2/I0
                         LUT1 (Prop_LUT1_I0_O)        0.091     4.048 r  bf1/add_re_carry__0_i_1__2/O
                         net (fo=1, unplaced)         0.176     4.224    bf1/add_re_carry__0_i_1__2_n_0
                                                                      r  bf1/add_re_carry__0/DI[3]
                         CARRY8 (Prop_CARRY8_DI[3]_CO[4])
                                                      0.240     4.464 r  bf1/add_re_carry__0/CO[4]
                         net (fo=25, unplaced)        0.252     4.716    bf1/add_re_carry__0_n_3
                                                                      r  bf1/m0_i_8__0/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     4.774 f  bf1/m0_i_8__0/O
                         net (fo=38, unplaced)        0.302     5.076    tf1/m2/A[24]
                                                                      f  tf1/m2/DSP_A_B_DATA_INST/A[24]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[24]_A2_DATA[24])
                                                      0.258     5.334 r  tf1/m2/DSP_A_B_DATA_INST/A2_DATA[24]
                         net (fo=1, unplaced)         0.000     5.334    tf1/m2/DSP_A_B_DATA.A2_DATA<24>
                                                                      r  tf1/m2/DSP_PREADD_DATA_INST/A2_DATA[24]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[24]_A2A1[24])
                                                      0.114     5.448 r  tf1/m2/DSP_PREADD_DATA_INST/A2A1[24]
                         net (fo=1, unplaced)         0.000     5.448    tf1/m2/DSP_PREADD_DATA.A2A1<24>
                                                                      r  tf1/m2/DSP_MULTIPLIER_INST/A2A1[24]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[24]_U[42])
                                                      0.700     6.148 f  tf1/m2/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, unplaced)         0.000     6.148    tf1/m2/DSP_MULTIPLIER.U<42>
                                                                      f  tf1/m2/DSP_M_DATA_INST/U[42]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[42]_U_DATA[42])
                                                      0.067     6.215 r  tf1/m2/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, unplaced)         0.000     6.215    tf1/m2/DSP_M_DATA.U_DATA<42>
                                                                      r  tf1/m2/DSP_ALU_INST/U_DATA[42]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[42]_ALU_OUT[47])
                                                      0.727     6.942 f  tf1/m2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.942    tf1/m2/DSP_ALU.ALU_OUT<47>
                                                                      f  tf1/m2/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     7.109 r  tf1/m2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     7.123    tf1/s1/PCIN[47]
                                                                      r  tf1/s1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[20])
                                                      0.739     7.862 f  tf1/s1/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, unplaced)         0.000     7.862    tf1/s1/DSP_ALU.ALU_OUT<20>
                                                                      f  tf1/s1/DSP_OUTPUT_INST/ALU_OUT[20]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[20]_P[20])
                                                      0.146     8.008 r  tf1/s1/DSP_OUTPUT_INST/P[20]
                         net (fo=2, unplaced)         0.197     8.205    tf1/s1__0[20]
                                                                      r  tf1/stage1_out_im[9]_i_2/I2
                         LUT6 (Prop_LUT6_I2_O)        0.189     8.394 r  tf1/stage1_out_im[9]_i_2/O
                         net (fo=8, unplaced)         0.181     8.575    bf1/stage1_out_im_reg[1]
                                                                      r  bf1/stage1_out_im[10]_i_4/I3
                         LUT4 (Prop_LUT4_I3_O)        0.138     8.713 r  bf1/stage1_out_im[10]_i_4/O
                         net (fo=4, unplaced)         0.230     8.943    tf1/stage1_out_im_reg[1]_0
                                                                      r  tf1/stage1_out_im[5]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     9.001 r  tf1/stage1_out_im[5]_i_1/O
                         net (fo=1, unplaced)         0.067     9.068    mux1_out_im[5]
                         FDRE                                         r  stage1_out_im_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.600     5.600 r  
                                                      0.000     5.600 r  clk (IN)
                         net (fo=0)                   0.000     5.600    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     6.010 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.010    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.010 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.297     6.307    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.346 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.439     8.785    clk_IBUF_BUFG
                         FDRE                                         r  stage1_out_im_reg[5]/C
                         clock pessimism              0.342     9.127    
                         clock uncertainty           -0.035     9.092    
                         FDRE (Setup_FDRE_C_D)        0.044     9.136    stage1_out_im_reg[5]
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 d1_re_reg[7][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            stage1_out_im_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (clk rise@5.600ns - clk rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 3.805ns (70.515%)  route 1.591ns (29.485%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 8.785 - 5.600 ) 
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         FDRE                                         r  d1_re_reg[7][11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     3.785 f  d1_re_reg[7][11]/Q
                         net (fo=5, unplaced)         0.172     3.957    bf1/d1_re_reg[7][11]
                                                                      f  bf1/add_re_carry__0_i_1__2/I0
                         LUT1 (Prop_LUT1_I0_O)        0.091     4.048 r  bf1/add_re_carry__0_i_1__2/O
                         net (fo=1, unplaced)         0.176     4.224    bf1/add_re_carry__0_i_1__2_n_0
                                                                      r  bf1/add_re_carry__0/DI[3]
                         CARRY8 (Prop_CARRY8_DI[3]_CO[4])
                                                      0.240     4.464 r  bf1/add_re_carry__0/CO[4]
                         net (fo=25, unplaced)        0.252     4.716    bf1/add_re_carry__0_n_3
                                                                      r  bf1/m0_i_8__0/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     4.774 f  bf1/m0_i_8__0/O
                         net (fo=38, unplaced)        0.302     5.076    tf1/m2/A[24]
                                                                      f  tf1/m2/DSP_A_B_DATA_INST/A[24]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[24]_A2_DATA[24])
                                                      0.258     5.334 r  tf1/m2/DSP_A_B_DATA_INST/A2_DATA[24]
                         net (fo=1, unplaced)         0.000     5.334    tf1/m2/DSP_A_B_DATA.A2_DATA<24>
                                                                      r  tf1/m2/DSP_PREADD_DATA_INST/A2_DATA[24]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[24]_A2A1[24])
                                                      0.114     5.448 r  tf1/m2/DSP_PREADD_DATA_INST/A2A1[24]
                         net (fo=1, unplaced)         0.000     5.448    tf1/m2/DSP_PREADD_DATA.A2A1<24>
                                                                      r  tf1/m2/DSP_MULTIPLIER_INST/A2A1[24]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[24]_U[42])
                                                      0.700     6.148 f  tf1/m2/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, unplaced)         0.000     6.148    tf1/m2/DSP_MULTIPLIER.U<42>
                                                                      f  tf1/m2/DSP_M_DATA_INST/U[42]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[42]_U_DATA[42])
                                                      0.067     6.215 r  tf1/m2/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, unplaced)         0.000     6.215    tf1/m2/DSP_M_DATA.U_DATA<42>
                                                                      r  tf1/m2/DSP_ALU_INST/U_DATA[42]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[42]_ALU_OUT[47])
                                                      0.727     6.942 f  tf1/m2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.942    tf1/m2/DSP_ALU.ALU_OUT<47>
                                                                      f  tf1/m2/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     7.109 r  tf1/m2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     7.123    tf1/s1/PCIN[47]
                                                                      r  tf1/s1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[20])
                                                      0.739     7.862 f  tf1/s1/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, unplaced)         0.000     7.862    tf1/s1/DSP_ALU.ALU_OUT<20>
                                                                      f  tf1/s1/DSP_OUTPUT_INST/ALU_OUT[20]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[20]_P[20])
                                                      0.146     8.008 r  tf1/s1/DSP_OUTPUT_INST/P[20]
                         net (fo=2, unplaced)         0.197     8.205    tf1/s1__0[20]
                                                                      r  tf1/stage1_out_im[9]_i_2/I2
                         LUT6 (Prop_LUT6_I2_O)        0.189     8.394 r  tf1/stage1_out_im[9]_i_2/O
                         net (fo=8, unplaced)         0.181     8.575    bf1/stage1_out_im_reg[1]
                                                                      r  bf1/stage1_out_im[10]_i_4/I3
                         LUT4 (Prop_LUT4_I3_O)        0.138     8.713 r  bf1/stage1_out_im[10]_i_4/O
                         net (fo=4, unplaced)         0.230     8.943    tf1/stage1_out_im_reg[1]_0
                                                                      r  tf1/stage1_out_im[6]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     9.001 r  tf1/stage1_out_im[6]_i_1/O
                         net (fo=1, unplaced)         0.067     9.068    mux1_out_im[6]
                         FDRE                                         r  stage1_out_im_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.600     5.600 r  
                                                      0.000     5.600 r  clk (IN)
                         net (fo=0)                   0.000     5.600    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     6.010 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.010    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.010 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.297     6.307    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.346 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.439     8.785    clk_IBUF_BUFG
                         FDRE                                         r  stage1_out_im_reg[6]/C
                         clock pessimism              0.342     9.127    
                         clock uncertainty           -0.035     9.092    
                         FDRE (Setup_FDRE_C_D)        0.044     9.136    stage1_out_im_reg[6]
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 d2_re_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            stage2_out_im_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (clk rise@5.600ns - clk rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 3.699ns (69.635%)  route 1.613ns (30.365%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 8.785 - 5.600 ) 
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         FDRE                                         r  d2_re_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     3.785 f  d2_re_reg[3][11]/Q
                         net (fo=5, unplaced)         0.172     3.957    bf2/d2_re_reg[3][11]
                                                                      f  bf2/add_re_carry__0_i_1__1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.091     4.048 r  bf2/add_re_carry__0_i_1__1/O
                         net (fo=1, unplaced)         0.176     4.224    bf2/add_re_carry__0_i_1__1_n_0
                                                                      r  bf2/add_re_carry__0/DI[3]
                         CARRY8 (Prop_CARRY8_DI[3]_CO[4])
                                                      0.240     4.464 r  bf2/add_re_carry__0/CO[4]
                         net (fo=25, unplaced)        0.252     4.716    bf2/CO[0]
                                                                      r  bf2/m0_i_3__0/I1
                         LUT5 (Prop_LUT5_I1_O)        0.058     4.774 f  bf2/m0_i_3__0/O
                         net (fo=38, unplaced)        0.302     5.076    tf2/m2/A[24]
                                                                      f  tf2/m2/DSP_A_B_DATA_INST/A[24]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[24]_A2_DATA[24])
                                                      0.258     5.334 r  tf2/m2/DSP_A_B_DATA_INST/A2_DATA[24]
                         net (fo=1, unplaced)         0.000     5.334    tf2/m2/DSP_A_B_DATA.A2_DATA<24>
                                                                      r  tf2/m2/DSP_PREADD_DATA_INST/A2_DATA[24]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[24]_A2A1[24])
                                                      0.114     5.448 r  tf2/m2/DSP_PREADD_DATA_INST/A2A1[24]
                         net (fo=1, unplaced)         0.000     5.448    tf2/m2/DSP_PREADD_DATA.A2A1<24>
                                                                      r  tf2/m2/DSP_MULTIPLIER_INST/A2A1[24]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[24]_U[42])
                                                      0.700     6.148 f  tf2/m2/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, unplaced)         0.000     6.148    tf2/m2/DSP_MULTIPLIER.U<42>
                                                                      f  tf2/m2/DSP_M_DATA_INST/U[42]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[42]_U_DATA[42])
                                                      0.067     6.215 r  tf2/m2/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, unplaced)         0.000     6.215    tf2/m2/DSP_M_DATA.U_DATA<42>
                                                                      r  tf2/m2/DSP_ALU_INST/U_DATA[42]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[42]_ALU_OUT[47])
                                                      0.727     6.942 f  tf2/m2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.942    tf2/m2/DSP_ALU.ALU_OUT<47>
                                                                      f  tf2/m2/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     7.109 r  tf2/m2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     7.123    tf2/s1/PCIN[47]
                                                                      r  tf2/s1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[21])
                                                      0.739     7.862 r  tf2/s1/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, unplaced)         0.000     7.862    tf2/s1/DSP_ALU.ALU_OUT<21>
                                                                      r  tf2/s1/DSP_OUTPUT_INST/ALU_OUT[21]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[21]_P[21])
                                                      0.146     8.008 f  tf2/s1/DSP_OUTPUT_INST/P[21]
                         net (fo=3, unplaced)         0.293     8.301    tf2/P[11]
                                                                      f  tf2/stage2_out_im[10]_i_5/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     8.359 r  tf2/stage2_out_im[10]_i_5/O
                         net (fo=1, unplaced)         0.153     8.512    bf2/stage2_out_im_reg[10]
                                                                      r  bf2/stage2_out_im[10]_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.138     8.650 r  bf2/stage2_out_im[10]_i_2/O
                         net (fo=11, unplaced)        0.184     8.834    bf2/stage2_out_im[10]_i_2_n_0
                                                                      r  bf2/stage2_out_im[0]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.083     8.917 r  bf2/stage2_out_im[0]_i_1/O
                         net (fo=1, unplaced)         0.067     8.984    mux2_out_im[0]
                         FDRE                                         r  stage2_out_im_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.600     5.600 r  
                                                      0.000     5.600 r  clk (IN)
                         net (fo=0)                   0.000     5.600    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     6.010 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.010    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.010 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.297     6.307    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.346 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.439     8.785    clk_IBUF_BUFG
                         FDRE                                         r  stage2_out_im_reg[0]/C
                         clock pessimism              0.342     9.127    
                         clock uncertainty           -0.035     9.092    
                         FDRE (Setup_FDRE_C_D)        0.044     9.136    stage2_out_im_reg[0]
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 d2_re_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            stage2_out_im_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (clk rise@5.600ns - clk rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 3.699ns (69.635%)  route 1.613ns (30.365%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 8.785 - 5.600 ) 
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         FDRE                                         r  d2_re_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     3.785 f  d2_re_reg[3][11]/Q
                         net (fo=5, unplaced)         0.172     3.957    bf2/d2_re_reg[3][11]
                                                                      f  bf2/add_re_carry__0_i_1__1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.091     4.048 r  bf2/add_re_carry__0_i_1__1/O
                         net (fo=1, unplaced)         0.176     4.224    bf2/add_re_carry__0_i_1__1_n_0
                                                                      r  bf2/add_re_carry__0/DI[3]
                         CARRY8 (Prop_CARRY8_DI[3]_CO[4])
                                                      0.240     4.464 r  bf2/add_re_carry__0/CO[4]
                         net (fo=25, unplaced)        0.252     4.716    bf2/CO[0]
                                                                      r  bf2/m0_i_3__0/I1
                         LUT5 (Prop_LUT5_I1_O)        0.058     4.774 f  bf2/m0_i_3__0/O
                         net (fo=38, unplaced)        0.302     5.076    tf2/m2/A[24]
                                                                      f  tf2/m2/DSP_A_B_DATA_INST/A[24]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[24]_A2_DATA[24])
                                                      0.258     5.334 r  tf2/m2/DSP_A_B_DATA_INST/A2_DATA[24]
                         net (fo=1, unplaced)         0.000     5.334    tf2/m2/DSP_A_B_DATA.A2_DATA<24>
                                                                      r  tf2/m2/DSP_PREADD_DATA_INST/A2_DATA[24]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[24]_A2A1[24])
                                                      0.114     5.448 r  tf2/m2/DSP_PREADD_DATA_INST/A2A1[24]
                         net (fo=1, unplaced)         0.000     5.448    tf2/m2/DSP_PREADD_DATA.A2A1<24>
                                                                      r  tf2/m2/DSP_MULTIPLIER_INST/A2A1[24]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[24]_U[42])
                                                      0.700     6.148 f  tf2/m2/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, unplaced)         0.000     6.148    tf2/m2/DSP_MULTIPLIER.U<42>
                                                                      f  tf2/m2/DSP_M_DATA_INST/U[42]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[42]_U_DATA[42])
                                                      0.067     6.215 r  tf2/m2/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, unplaced)         0.000     6.215    tf2/m2/DSP_M_DATA.U_DATA<42>
                                                                      r  tf2/m2/DSP_ALU_INST/U_DATA[42]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[42]_ALU_OUT[47])
                                                      0.727     6.942 f  tf2/m2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.942    tf2/m2/DSP_ALU.ALU_OUT<47>
                                                                      f  tf2/m2/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     7.109 r  tf2/m2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     7.123    tf2/s1/PCIN[47]
                                                                      r  tf2/s1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[21])
                                                      0.739     7.862 r  tf2/s1/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, unplaced)         0.000     7.862    tf2/s1/DSP_ALU.ALU_OUT<21>
                                                                      r  tf2/s1/DSP_OUTPUT_INST/ALU_OUT[21]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[21]_P[21])
                                                      0.146     8.008 f  tf2/s1/DSP_OUTPUT_INST/P[21]
                         net (fo=3, unplaced)         0.293     8.301    tf2/P[11]
                                                                      f  tf2/stage2_out_im[10]_i_5/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     8.359 r  tf2/stage2_out_im[10]_i_5/O
                         net (fo=1, unplaced)         0.153     8.512    bf2/stage2_out_im_reg[10]
                                                                      r  bf2/stage2_out_im[10]_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.138     8.650 r  bf2/stage2_out_im[10]_i_2/O
                         net (fo=11, unplaced)        0.184     8.834    bf2/stage2_out_im[10]_i_2_n_0
                                                                      r  bf2/stage2_out_im[10]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.083     8.917 r  bf2/stage2_out_im[10]_i_1/O
                         net (fo=1, unplaced)         0.067     8.984    mux2_out_im[10]
                         FDRE                                         r  stage2_out_im_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.600     5.600 r  
                                                      0.000     5.600 r  clk (IN)
                         net (fo=0)                   0.000     5.600    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     6.010 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.010    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.010 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.297     6.307    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.346 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.439     8.785    clk_IBUF_BUFG
                         FDRE                                         r  stage2_out_im_reg[10]/C
                         clock pessimism              0.342     9.127    
                         clock uncertainty           -0.035     9.092    
                         FDRE (Setup_FDRE_C_D)        0.044     9.136    stage2_out_im_reg[10]
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 d2_re_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            stage2_out_im_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (clk rise@5.600ns - clk rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 3.699ns (69.635%)  route 1.613ns (30.365%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 8.785 - 5.600 ) 
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         FDRE                                         r  d2_re_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     3.785 f  d2_re_reg[3][11]/Q
                         net (fo=5, unplaced)         0.172     3.957    bf2/d2_re_reg[3][11]
                                                                      f  bf2/add_re_carry__0_i_1__1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.091     4.048 r  bf2/add_re_carry__0_i_1__1/O
                         net (fo=1, unplaced)         0.176     4.224    bf2/add_re_carry__0_i_1__1_n_0
                                                                      r  bf2/add_re_carry__0/DI[3]
                         CARRY8 (Prop_CARRY8_DI[3]_CO[4])
                                                      0.240     4.464 r  bf2/add_re_carry__0/CO[4]
                         net (fo=25, unplaced)        0.252     4.716    bf2/CO[0]
                                                                      r  bf2/m0_i_3__0/I1
                         LUT5 (Prop_LUT5_I1_O)        0.058     4.774 f  bf2/m0_i_3__0/O
                         net (fo=38, unplaced)        0.302     5.076    tf2/m2/A[24]
                                                                      f  tf2/m2/DSP_A_B_DATA_INST/A[24]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[24]_A2_DATA[24])
                                                      0.258     5.334 r  tf2/m2/DSP_A_B_DATA_INST/A2_DATA[24]
                         net (fo=1, unplaced)         0.000     5.334    tf2/m2/DSP_A_B_DATA.A2_DATA<24>
                                                                      r  tf2/m2/DSP_PREADD_DATA_INST/A2_DATA[24]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[24]_A2A1[24])
                                                      0.114     5.448 r  tf2/m2/DSP_PREADD_DATA_INST/A2A1[24]
                         net (fo=1, unplaced)         0.000     5.448    tf2/m2/DSP_PREADD_DATA.A2A1<24>
                                                                      r  tf2/m2/DSP_MULTIPLIER_INST/A2A1[24]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[24]_U[42])
                                                      0.700     6.148 f  tf2/m2/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, unplaced)         0.000     6.148    tf2/m2/DSP_MULTIPLIER.U<42>
                                                                      f  tf2/m2/DSP_M_DATA_INST/U[42]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[42]_U_DATA[42])
                                                      0.067     6.215 r  tf2/m2/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, unplaced)         0.000     6.215    tf2/m2/DSP_M_DATA.U_DATA<42>
                                                                      r  tf2/m2/DSP_ALU_INST/U_DATA[42]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[42]_ALU_OUT[47])
                                                      0.727     6.942 f  tf2/m2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.942    tf2/m2/DSP_ALU.ALU_OUT<47>
                                                                      f  tf2/m2/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     7.109 r  tf2/m2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     7.123    tf2/s1/PCIN[47]
                                                                      r  tf2/s1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[21])
                                                      0.739     7.862 r  tf2/s1/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, unplaced)         0.000     7.862    tf2/s1/DSP_ALU.ALU_OUT<21>
                                                                      r  tf2/s1/DSP_OUTPUT_INST/ALU_OUT[21]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[21]_P[21])
                                                      0.146     8.008 f  tf2/s1/DSP_OUTPUT_INST/P[21]
                         net (fo=3, unplaced)         0.293     8.301    tf2/P[11]
                                                                      f  tf2/stage2_out_im[10]_i_5/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     8.359 r  tf2/stage2_out_im[10]_i_5/O
                         net (fo=1, unplaced)         0.153     8.512    bf2/stage2_out_im_reg[10]
                                                                      r  bf2/stage2_out_im[10]_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.138     8.650 r  bf2/stage2_out_im[10]_i_2/O
                         net (fo=11, unplaced)        0.184     8.834    bf2/stage2_out_im[10]_i_2_n_0
                                                                      r  bf2/stage2_out_im[1]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.083     8.917 r  bf2/stage2_out_im[1]_i_1/O
                         net (fo=1, unplaced)         0.067     8.984    mux2_out_im[1]
                         FDRE                                         r  stage2_out_im_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.600     5.600 r  
                                                      0.000     5.600 r  clk (IN)
                         net (fo=0)                   0.000     5.600    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     6.010 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.010    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.010 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.297     6.307    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.346 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.439     8.785    clk_IBUF_BUFG
                         FDRE                                         r  stage2_out_im_reg[1]/C
                         clock pessimism              0.342     9.127    
                         clock uncertainty           -0.035     9.092    
                         FDRE (Setup_FDRE_C_D)        0.044     9.136    stage2_out_im_reg[1]
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 d2_re_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            stage2_out_im_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (clk rise@5.600ns - clk rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 3.699ns (69.635%)  route 1.613ns (30.365%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 8.785 - 5.600 ) 
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         FDRE                                         r  d2_re_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     3.785 f  d2_re_reg[3][11]/Q
                         net (fo=5, unplaced)         0.172     3.957    bf2/d2_re_reg[3][11]
                                                                      f  bf2/add_re_carry__0_i_1__1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.091     4.048 r  bf2/add_re_carry__0_i_1__1/O
                         net (fo=1, unplaced)         0.176     4.224    bf2/add_re_carry__0_i_1__1_n_0
                                                                      r  bf2/add_re_carry__0/DI[3]
                         CARRY8 (Prop_CARRY8_DI[3]_CO[4])
                                                      0.240     4.464 r  bf2/add_re_carry__0/CO[4]
                         net (fo=25, unplaced)        0.252     4.716    bf2/CO[0]
                                                                      r  bf2/m0_i_3__0/I1
                         LUT5 (Prop_LUT5_I1_O)        0.058     4.774 f  bf2/m0_i_3__0/O
                         net (fo=38, unplaced)        0.302     5.076    tf2/m2/A[24]
                                                                      f  tf2/m2/DSP_A_B_DATA_INST/A[24]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[24]_A2_DATA[24])
                                                      0.258     5.334 r  tf2/m2/DSP_A_B_DATA_INST/A2_DATA[24]
                         net (fo=1, unplaced)         0.000     5.334    tf2/m2/DSP_A_B_DATA.A2_DATA<24>
                                                                      r  tf2/m2/DSP_PREADD_DATA_INST/A2_DATA[24]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[24]_A2A1[24])
                                                      0.114     5.448 r  tf2/m2/DSP_PREADD_DATA_INST/A2A1[24]
                         net (fo=1, unplaced)         0.000     5.448    tf2/m2/DSP_PREADD_DATA.A2A1<24>
                                                                      r  tf2/m2/DSP_MULTIPLIER_INST/A2A1[24]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[24]_U[42])
                                                      0.700     6.148 f  tf2/m2/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, unplaced)         0.000     6.148    tf2/m2/DSP_MULTIPLIER.U<42>
                                                                      f  tf2/m2/DSP_M_DATA_INST/U[42]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[42]_U_DATA[42])
                                                      0.067     6.215 r  tf2/m2/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, unplaced)         0.000     6.215    tf2/m2/DSP_M_DATA.U_DATA<42>
                                                                      r  tf2/m2/DSP_ALU_INST/U_DATA[42]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[42]_ALU_OUT[47])
                                                      0.727     6.942 f  tf2/m2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.942    tf2/m2/DSP_ALU.ALU_OUT<47>
                                                                      f  tf2/m2/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     7.109 r  tf2/m2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     7.123    tf2/s1/PCIN[47]
                                                                      r  tf2/s1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[21])
                                                      0.739     7.862 r  tf2/s1/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, unplaced)         0.000     7.862    tf2/s1/DSP_ALU.ALU_OUT<21>
                                                                      r  tf2/s1/DSP_OUTPUT_INST/ALU_OUT[21]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[21]_P[21])
                                                      0.146     8.008 f  tf2/s1/DSP_OUTPUT_INST/P[21]
                         net (fo=3, unplaced)         0.293     8.301    tf2/P[11]
                                                                      f  tf2/stage2_out_im[10]_i_5/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     8.359 r  tf2/stage2_out_im[10]_i_5/O
                         net (fo=1, unplaced)         0.153     8.512    bf2/stage2_out_im_reg[10]
                                                                      r  bf2/stage2_out_im[10]_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.138     8.650 r  bf2/stage2_out_im[10]_i_2/O
                         net (fo=11, unplaced)        0.184     8.834    bf2/stage2_out_im[10]_i_2_n_0
                                                                      r  bf2/stage2_out_im[2]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.083     8.917 r  bf2/stage2_out_im[2]_i_1/O
                         net (fo=1, unplaced)         0.067     8.984    mux2_out_im[2]
                         FDRE                                         r  stage2_out_im_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.600     5.600 r  
                                                      0.000     5.600 r  clk (IN)
                         net (fo=0)                   0.000     5.600    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     6.010 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.010    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.010 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.297     6.307    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.346 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.439     8.785    clk_IBUF_BUFG
                         FDRE                                         r  stage2_out_im_reg[2]/C
                         clock pessimism              0.342     9.127    
                         clock uncertainty           -0.035     9.092    
                         FDRE (Setup_FDRE_C_D)        0.044     9.136    stage2_out_im_reg[2]
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 d2_re_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            stage2_out_im_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (clk rise@5.600ns - clk rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 3.699ns (69.635%)  route 1.613ns (30.365%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 8.785 - 5.600 ) 
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         FDRE                                         r  d2_re_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     3.785 f  d2_re_reg[3][11]/Q
                         net (fo=5, unplaced)         0.172     3.957    bf2/d2_re_reg[3][11]
                                                                      f  bf2/add_re_carry__0_i_1__1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.091     4.048 r  bf2/add_re_carry__0_i_1__1/O
                         net (fo=1, unplaced)         0.176     4.224    bf2/add_re_carry__0_i_1__1_n_0
                                                                      r  bf2/add_re_carry__0/DI[3]
                         CARRY8 (Prop_CARRY8_DI[3]_CO[4])
                                                      0.240     4.464 r  bf2/add_re_carry__0/CO[4]
                         net (fo=25, unplaced)        0.252     4.716    bf2/CO[0]
                                                                      r  bf2/m0_i_3__0/I1
                         LUT5 (Prop_LUT5_I1_O)        0.058     4.774 f  bf2/m0_i_3__0/O
                         net (fo=38, unplaced)        0.302     5.076    tf2/m2/A[24]
                                                                      f  tf2/m2/DSP_A_B_DATA_INST/A[24]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[24]_A2_DATA[24])
                                                      0.258     5.334 r  tf2/m2/DSP_A_B_DATA_INST/A2_DATA[24]
                         net (fo=1, unplaced)         0.000     5.334    tf2/m2/DSP_A_B_DATA.A2_DATA<24>
                                                                      r  tf2/m2/DSP_PREADD_DATA_INST/A2_DATA[24]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[24]_A2A1[24])
                                                      0.114     5.448 r  tf2/m2/DSP_PREADD_DATA_INST/A2A1[24]
                         net (fo=1, unplaced)         0.000     5.448    tf2/m2/DSP_PREADD_DATA.A2A1<24>
                                                                      r  tf2/m2/DSP_MULTIPLIER_INST/A2A1[24]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[24]_U[42])
                                                      0.700     6.148 f  tf2/m2/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, unplaced)         0.000     6.148    tf2/m2/DSP_MULTIPLIER.U<42>
                                                                      f  tf2/m2/DSP_M_DATA_INST/U[42]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[42]_U_DATA[42])
                                                      0.067     6.215 r  tf2/m2/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, unplaced)         0.000     6.215    tf2/m2/DSP_M_DATA.U_DATA<42>
                                                                      r  tf2/m2/DSP_ALU_INST/U_DATA[42]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[42]_ALU_OUT[47])
                                                      0.727     6.942 f  tf2/m2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.942    tf2/m2/DSP_ALU.ALU_OUT<47>
                                                                      f  tf2/m2/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     7.109 r  tf2/m2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     7.123    tf2/s1/PCIN[47]
                                                                      r  tf2/s1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[21])
                                                      0.739     7.862 r  tf2/s1/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, unplaced)         0.000     7.862    tf2/s1/DSP_ALU.ALU_OUT<21>
                                                                      r  tf2/s1/DSP_OUTPUT_INST/ALU_OUT[21]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[21]_P[21])
                                                      0.146     8.008 f  tf2/s1/DSP_OUTPUT_INST/P[21]
                         net (fo=3, unplaced)         0.293     8.301    tf2/P[11]
                                                                      f  tf2/stage2_out_im[10]_i_5/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     8.359 r  tf2/stage2_out_im[10]_i_5/O
                         net (fo=1, unplaced)         0.153     8.512    bf2/stage2_out_im_reg[10]
                                                                      r  bf2/stage2_out_im[10]_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.138     8.650 r  bf2/stage2_out_im[10]_i_2/O
                         net (fo=11, unplaced)        0.184     8.834    bf2/stage2_out_im[10]_i_2_n_0
                                                                      r  bf2/stage2_out_im[3]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.083     8.917 r  bf2/stage2_out_im[3]_i_1/O
                         net (fo=1, unplaced)         0.067     8.984    mux2_out_im[3]
                         FDRE                                         r  stage2_out_im_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.600     5.600 r  
                                                      0.000     5.600 r  clk (IN)
                         net (fo=0)                   0.000     5.600    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     6.010 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.010    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.010 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.297     6.307    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.346 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.439     8.785    clk_IBUF_BUFG
                         FDRE                                         r  stage2_out_im_reg[3]/C
                         clock pessimism              0.342     9.127    
                         clock uncertainty           -0.035     9.092    
                         FDRE (Setup_FDRE_C_D)        0.044     9.136    stage2_out_im_reg[3]
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 d2_re_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            stage2_out_im_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.600ns  (clk rise@5.600ns - clk rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 3.699ns (69.635%)  route 1.613ns (30.365%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 8.785 - 5.600 ) 
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         FDRE                                         r  d2_re_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     3.785 f  d2_re_reg[3][11]/Q
                         net (fo=5, unplaced)         0.172     3.957    bf2/d2_re_reg[3][11]
                                                                      f  bf2/add_re_carry__0_i_1__1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.091     4.048 r  bf2/add_re_carry__0_i_1__1/O
                         net (fo=1, unplaced)         0.176     4.224    bf2/add_re_carry__0_i_1__1_n_0
                                                                      r  bf2/add_re_carry__0/DI[3]
                         CARRY8 (Prop_CARRY8_DI[3]_CO[4])
                                                      0.240     4.464 r  bf2/add_re_carry__0/CO[4]
                         net (fo=25, unplaced)        0.252     4.716    bf2/CO[0]
                                                                      r  bf2/m0_i_3__0/I1
                         LUT5 (Prop_LUT5_I1_O)        0.058     4.774 f  bf2/m0_i_3__0/O
                         net (fo=38, unplaced)        0.302     5.076    tf2/m2/A[24]
                                                                      f  tf2/m2/DSP_A_B_DATA_INST/A[24]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[24]_A2_DATA[24])
                                                      0.258     5.334 r  tf2/m2/DSP_A_B_DATA_INST/A2_DATA[24]
                         net (fo=1, unplaced)         0.000     5.334    tf2/m2/DSP_A_B_DATA.A2_DATA<24>
                                                                      r  tf2/m2/DSP_PREADD_DATA_INST/A2_DATA[24]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[24]_A2A1[24])
                                                      0.114     5.448 r  tf2/m2/DSP_PREADD_DATA_INST/A2A1[24]
                         net (fo=1, unplaced)         0.000     5.448    tf2/m2/DSP_PREADD_DATA.A2A1<24>
                                                                      r  tf2/m2/DSP_MULTIPLIER_INST/A2A1[24]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[24]_U[42])
                                                      0.700     6.148 f  tf2/m2/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, unplaced)         0.000     6.148    tf2/m2/DSP_MULTIPLIER.U<42>
                                                                      f  tf2/m2/DSP_M_DATA_INST/U[42]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[42]_U_DATA[42])
                                                      0.067     6.215 r  tf2/m2/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, unplaced)         0.000     6.215    tf2/m2/DSP_M_DATA.U_DATA<42>
                                                                      r  tf2/m2/DSP_ALU_INST/U_DATA[42]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[42]_ALU_OUT[47])
                                                      0.727     6.942 f  tf2/m2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.942    tf2/m2/DSP_ALU.ALU_OUT<47>
                                                                      f  tf2/m2/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     7.109 r  tf2/m2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     7.123    tf2/s1/PCIN[47]
                                                                      r  tf2/s1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[21])
                                                      0.739     7.862 r  tf2/s1/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, unplaced)         0.000     7.862    tf2/s1/DSP_ALU.ALU_OUT<21>
                                                                      r  tf2/s1/DSP_OUTPUT_INST/ALU_OUT[21]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[21]_P[21])
                                                      0.146     8.008 f  tf2/s1/DSP_OUTPUT_INST/P[21]
                         net (fo=3, unplaced)         0.293     8.301    tf2/P[11]
                                                                      f  tf2/stage2_out_im[10]_i_5/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     8.359 r  tf2/stage2_out_im[10]_i_5/O
                         net (fo=1, unplaced)         0.153     8.512    bf2/stage2_out_im_reg[10]
                                                                      r  bf2/stage2_out_im[10]_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.138     8.650 r  bf2/stage2_out_im[10]_i_2/O
                         net (fo=11, unplaced)        0.184     8.834    bf2/stage2_out_im[10]_i_2_n_0
                                                                      r  bf2/stage2_out_im[4]_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.083     8.917 r  bf2/stage2_out_im[4]_i_1/O
                         net (fo=1, unplaced)         0.067     8.984    mux2_out_im[4]
                         FDRE                                         r  stage2_out_im_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.600     5.600 r  
                                                      0.000     5.600 r  clk (IN)
                         net (fo=0)                   0.000     5.600    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     6.010 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.010    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.010 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.297     6.307    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.346 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.439     8.785    clk_IBUF_BUFG
                         FDRE                                         r  stage2_out_im_reg[4]/C
                         clock pessimism              0.342     9.127    
                         clock uncertainty           -0.035     9.092    
                         FDRE (Setup_FDRE_C_D)        0.044     9.136    stage2_out_im_reg[4]
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  0.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.420ns  (arrival time - required time)
  Source:                 sin_im[0]
                            (input port clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            d1_im_reg[5][0]_srl6___d1_re_reg_r_4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.532ns (41.413%)  route 0.752ns (58.587%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  sin_im[0] (IN)
                         net (fo=0)                   0.000     0.000    sin_im_IBUF[0]_inst/I
                                                                      r  sin_im_IBUF[0]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     0.410 r  sin_im_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.410    sin_im_IBUF[0]_inst/OUT
                                                                      r  sin_im_IBUF[0]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.410 r  sin_im_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.582     0.992    bf1/sin_im_IBUF[0]
                                                                      r  bf1/d1_im_reg[5][0]_srl6___d1_re_reg_r_4_i_1/I1
                         LUT5 (Prop_LUT5_I1_O)        0.122     1.114 r  bf1/d1_im_reg[5][0]_srl6___d1_re_reg_r_4_i_1/O
                         net (fo=1, unplaced)         0.170     1.284    mux1_b_im[0]
                         SRL16E                                       r  d1_im_reg[5][0]_srl6___d1_re_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         SRL16E                                       r  d1_im_reg[5][0]_srl6___d1_re_reg_r_4/CLK
                         clock pessimism              0.000     3.672    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.032     3.704    d1_im_reg[5][0]_srl6___d1_re_reg_r_4
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                 -2.420    

Slack (VIOLATED) :        -2.420ns  (arrival time - required time)
  Source:                 sin_im[10]
                            (input port clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            d1_im_reg[5][10]_srl6___d1_re_reg_r_4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.532ns (41.413%)  route 0.752ns (58.587%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  sin_im[10] (IN)
                         net (fo=0)                   0.000     0.000    sin_im_IBUF[10]_inst/I
                                                                      r  sin_im_IBUF[10]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     0.410 r  sin_im_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.410    sin_im_IBUF[10]_inst/OUT
                                                                      r  sin_im_IBUF[10]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.410 r  sin_im_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.582     0.992    bf1/sin_im_IBUF[10]
                                                                      r  bf1/d1_im_reg[5][10]_srl6___d1_re_reg_r_4_i_1/I1
                         LUT5 (Prop_LUT5_I1_O)        0.122     1.114 r  bf1/d1_im_reg[5][10]_srl6___d1_re_reg_r_4_i_1/O
                         net (fo=1, unplaced)         0.170     1.284    mux1_b_im[10]
                         SRL16E                                       r  d1_im_reg[5][10]_srl6___d1_re_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         SRL16E                                       r  d1_im_reg[5][10]_srl6___d1_re_reg_r_4/CLK
                         clock pessimism              0.000     3.672    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.032     3.704    d1_im_reg[5][10]_srl6___d1_re_reg_r_4
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                 -2.420    

Slack (VIOLATED) :        -2.420ns  (arrival time - required time)
  Source:                 sin_im[1]
                            (input port clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            d1_im_reg[5][1]_srl6___d1_re_reg_r_4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.532ns (41.413%)  route 0.752ns (58.587%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  sin_im[1] (IN)
                         net (fo=0)                   0.000     0.000    sin_im_IBUF[1]_inst/I
                                                                      r  sin_im_IBUF[1]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     0.410 r  sin_im_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.410    sin_im_IBUF[1]_inst/OUT
                                                                      r  sin_im_IBUF[1]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.410 r  sin_im_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.582     0.992    bf1/sin_im_IBUF[1]
                                                                      r  bf1/d1_im_reg[5][1]_srl6___d1_re_reg_r_4_i_1/I1
                         LUT5 (Prop_LUT5_I1_O)        0.122     1.114 r  bf1/d1_im_reg[5][1]_srl6___d1_re_reg_r_4_i_1/O
                         net (fo=1, unplaced)         0.170     1.284    mux1_b_im[1]
                         SRL16E                                       r  d1_im_reg[5][1]_srl6___d1_re_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         SRL16E                                       r  d1_im_reg[5][1]_srl6___d1_re_reg_r_4/CLK
                         clock pessimism              0.000     3.672    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.032     3.704    d1_im_reg[5][1]_srl6___d1_re_reg_r_4
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                 -2.420    

Slack (VIOLATED) :        -2.420ns  (arrival time - required time)
  Source:                 sin_im[2]
                            (input port clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            d1_im_reg[5][2]_srl6___d1_re_reg_r_4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.532ns (41.413%)  route 0.752ns (58.587%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  sin_im[2] (IN)
                         net (fo=0)                   0.000     0.000    sin_im_IBUF[2]_inst/I
                                                                      r  sin_im_IBUF[2]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     0.410 r  sin_im_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.410    sin_im_IBUF[2]_inst/OUT
                                                                      r  sin_im_IBUF[2]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.410 r  sin_im_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.582     0.992    bf1/sin_im_IBUF[2]
                                                                      r  bf1/d1_im_reg[5][2]_srl6___d1_re_reg_r_4_i_1/I1
                         LUT5 (Prop_LUT5_I1_O)        0.122     1.114 r  bf1/d1_im_reg[5][2]_srl6___d1_re_reg_r_4_i_1/O
                         net (fo=1, unplaced)         0.170     1.284    mux1_b_im[2]
                         SRL16E                                       r  d1_im_reg[5][2]_srl6___d1_re_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         SRL16E                                       r  d1_im_reg[5][2]_srl6___d1_re_reg_r_4/CLK
                         clock pessimism              0.000     3.672    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.032     3.704    d1_im_reg[5][2]_srl6___d1_re_reg_r_4
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                 -2.420    

Slack (VIOLATED) :        -2.420ns  (arrival time - required time)
  Source:                 sin_im[3]
                            (input port clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            d1_im_reg[5][3]_srl6___d1_re_reg_r_4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.532ns (41.413%)  route 0.752ns (58.587%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  sin_im[3] (IN)
                         net (fo=0)                   0.000     0.000    sin_im_IBUF[3]_inst/I
                                                                      r  sin_im_IBUF[3]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     0.410 r  sin_im_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.410    sin_im_IBUF[3]_inst/OUT
                                                                      r  sin_im_IBUF[3]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.410 r  sin_im_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.582     0.992    bf1/sin_im_IBUF[3]
                                                                      r  bf1/d1_im_reg[5][3]_srl6___d1_re_reg_r_4_i_1/I1
                         LUT5 (Prop_LUT5_I1_O)        0.122     1.114 r  bf1/d1_im_reg[5][3]_srl6___d1_re_reg_r_4_i_1/O
                         net (fo=1, unplaced)         0.170     1.284    mux1_b_im[3]
                         SRL16E                                       r  d1_im_reg[5][3]_srl6___d1_re_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         SRL16E                                       r  d1_im_reg[5][3]_srl6___d1_re_reg_r_4/CLK
                         clock pessimism              0.000     3.672    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.032     3.704    d1_im_reg[5][3]_srl6___d1_re_reg_r_4
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                 -2.420    

Slack (VIOLATED) :        -2.420ns  (arrival time - required time)
  Source:                 sin_im[4]
                            (input port clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            d1_im_reg[5][4]_srl6___d1_re_reg_r_4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.532ns (41.413%)  route 0.752ns (58.587%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  sin_im[4] (IN)
                         net (fo=0)                   0.000     0.000    sin_im_IBUF[4]_inst/I
                                                                      r  sin_im_IBUF[4]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     0.410 r  sin_im_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.410    sin_im_IBUF[4]_inst/OUT
                                                                      r  sin_im_IBUF[4]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.410 r  sin_im_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.582     0.992    bf1/sin_im_IBUF[4]
                                                                      r  bf1/d1_im_reg[5][4]_srl6___d1_re_reg_r_4_i_1/I1
                         LUT5 (Prop_LUT5_I1_O)        0.122     1.114 r  bf1/d1_im_reg[5][4]_srl6___d1_re_reg_r_4_i_1/O
                         net (fo=1, unplaced)         0.170     1.284    mux1_b_im[4]
                         SRL16E                                       r  d1_im_reg[5][4]_srl6___d1_re_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         SRL16E                                       r  d1_im_reg[5][4]_srl6___d1_re_reg_r_4/CLK
                         clock pessimism              0.000     3.672    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.032     3.704    d1_im_reg[5][4]_srl6___d1_re_reg_r_4
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                 -2.420    

Slack (VIOLATED) :        -2.420ns  (arrival time - required time)
  Source:                 sin_im[5]
                            (input port clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            d1_im_reg[5][5]_srl6___d1_re_reg_r_4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.532ns (41.413%)  route 0.752ns (58.587%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  sin_im[5] (IN)
                         net (fo=0)                   0.000     0.000    sin_im_IBUF[5]_inst/I
                                                                      r  sin_im_IBUF[5]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     0.410 r  sin_im_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.410    sin_im_IBUF[5]_inst/OUT
                                                                      r  sin_im_IBUF[5]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.410 r  sin_im_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.582     0.992    bf1/sin_im_IBUF[5]
                                                                      r  bf1/d1_im_reg[5][5]_srl6___d1_re_reg_r_4_i_1/I1
                         LUT5 (Prop_LUT5_I1_O)        0.122     1.114 r  bf1/d1_im_reg[5][5]_srl6___d1_re_reg_r_4_i_1/O
                         net (fo=1, unplaced)         0.170     1.284    mux1_b_im[5]
                         SRL16E                                       r  d1_im_reg[5][5]_srl6___d1_re_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         SRL16E                                       r  d1_im_reg[5][5]_srl6___d1_re_reg_r_4/CLK
                         clock pessimism              0.000     3.672    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.032     3.704    d1_im_reg[5][5]_srl6___d1_re_reg_r_4
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                 -2.420    

Slack (VIOLATED) :        -2.420ns  (arrival time - required time)
  Source:                 sin_im[6]
                            (input port clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            d1_im_reg[5][6]_srl6___d1_re_reg_r_4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.532ns (41.413%)  route 0.752ns (58.587%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  sin_im[6] (IN)
                         net (fo=0)                   0.000     0.000    sin_im_IBUF[6]_inst/I
                                                                      r  sin_im_IBUF[6]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     0.410 r  sin_im_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.410    sin_im_IBUF[6]_inst/OUT
                                                                      r  sin_im_IBUF[6]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.410 r  sin_im_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.582     0.992    bf1/sin_im_IBUF[6]
                                                                      r  bf1/d1_im_reg[5][6]_srl6___d1_re_reg_r_4_i_1/I1
                         LUT5 (Prop_LUT5_I1_O)        0.122     1.114 r  bf1/d1_im_reg[5][6]_srl6___d1_re_reg_r_4_i_1/O
                         net (fo=1, unplaced)         0.170     1.284    mux1_b_im[6]
                         SRL16E                                       r  d1_im_reg[5][6]_srl6___d1_re_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         SRL16E                                       r  d1_im_reg[5][6]_srl6___d1_re_reg_r_4/CLK
                         clock pessimism              0.000     3.672    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.032     3.704    d1_im_reg[5][6]_srl6___d1_re_reg_r_4
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                 -2.420    

Slack (VIOLATED) :        -2.420ns  (arrival time - required time)
  Source:                 sin_im[7]
                            (input port clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            d1_im_reg[5][7]_srl6___d1_re_reg_r_4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.532ns (41.413%)  route 0.752ns (58.587%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  sin_im[7] (IN)
                         net (fo=0)                   0.000     0.000    sin_im_IBUF[7]_inst/I
                                                                      r  sin_im_IBUF[7]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     0.410 r  sin_im_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.410    sin_im_IBUF[7]_inst/OUT
                                                                      r  sin_im_IBUF[7]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.410 r  sin_im_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.582     0.992    bf1/sin_im_IBUF[7]
                                                                      r  bf1/d1_im_reg[5][7]_srl6___d1_re_reg_r_4_i_1/I1
                         LUT5 (Prop_LUT5_I1_O)        0.122     1.114 r  bf1/d1_im_reg[5][7]_srl6___d1_re_reg_r_4_i_1/O
                         net (fo=1, unplaced)         0.170     1.284    mux1_b_im[7]
                         SRL16E                                       r  d1_im_reg[5][7]_srl6___d1_re_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         SRL16E                                       r  d1_im_reg[5][7]_srl6___d1_re_reg_r_4/CLK
                         clock pessimism              0.000     3.672    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.032     3.704    d1_im_reg[5][7]_srl6___d1_re_reg_r_4
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                 -2.420    

Slack (VIOLATED) :        -2.420ns  (arrival time - required time)
  Source:                 sin_im[8]
                            (input port clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            d1_im_reg[5][8]_srl6___d1_re_reg_r_4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.532ns (41.413%)  route 0.752ns (58.587%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  sin_im[8] (IN)
                         net (fo=0)                   0.000     0.000    sin_im_IBUF[8]_inst/I
                                                                      r  sin_im_IBUF[8]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     0.410 r  sin_im_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.410    sin_im_IBUF[8]_inst/OUT
                                                                      r  sin_im_IBUF[8]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.410 r  sin_im_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.582     0.992    bf1/sin_im_IBUF[8]
                                                                      r  bf1/d1_im_reg[5][8]_srl6___d1_re_reg_r_4_i_1/I1
                         LUT5 (Prop_LUT5_I1_O)        0.122     1.114 r  bf1/d1_im_reg[5][8]_srl6___d1_re_reg_r_4_i_1/O
                         net (fo=1, unplaced)         0.170     1.284    mux1_b_im[8]
                         SRL16E                                       r  d1_im_reg[5][8]_srl6___d1_re_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         SRL16E                                       r  d1_im_reg[5][8]_srl6___d1_re_reg_r_4/CLK
                         clock pessimism              0.000     3.672    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.032     3.704    d1_im_reg[5][8]_srl6___d1_re_reg_r_4
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                 -2.420    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.800 }
Period(ns):         5.600
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     SRL16E/CLK  n/a            1.524         5.600       4.076                d1_im_reg[5][0]_srl6___d1_re_reg_r_4/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         5.600       4.076                d1_im_reg[5][10]_srl6___d1_re_reg_r_4/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         5.600       4.076                d1_im_reg[5][11]_srl6___d1_re_reg_r_4/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         5.600       4.076                d1_im_reg[5][1]_srl6___d1_re_reg_r_4/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         5.600       4.076                d1_im_reg[5][2]_srl6___d1_re_reg_r_4/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         5.600       4.076                d1_im_reg[5][3]_srl6___d1_re_reg_r_4/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         5.600       4.076                d1_im_reg[5][4]_srl6___d1_re_reg_r_4/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         5.600       4.076                d1_im_reg[5][5]_srl6___d1_re_reg_r_4/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         5.600       4.076                d1_im_reg[5][6]_srl6___d1_re_reg_r_4/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         5.600       4.076                d1_im_reg[5][7]_srl6___d1_re_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         2.800       2.038                d1_im_reg[5][0]_srl6___d1_re_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         2.800       2.038                d1_im_reg[5][0]_srl6___d1_re_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         2.800       2.038                d1_im_reg[5][10]_srl6___d1_re_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         2.800       2.038                d1_im_reg[5][10]_srl6___d1_re_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         2.800       2.038                d1_im_reg[5][11]_srl6___d1_re_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         2.800       2.038                d1_im_reg[5][11]_srl6___d1_re_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         2.800       2.038                d1_im_reg[5][1]_srl6___d1_re_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         2.800       2.038                d1_im_reg[5][1]_srl6___d1_re_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         2.800       2.038                d1_im_reg[5][2]_srl6___d1_re_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         2.800       2.038                d1_im_reg[5][2]_srl6___d1_re_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         2.800       2.038                d1_im_reg[5][0]_srl6___d1_re_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         2.800       2.038                d1_im_reg[5][0]_srl6___d1_re_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         2.800       2.038                d1_im_reg[5][10]_srl6___d1_re_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         2.800       2.038                d1_im_reg[5][10]_srl6___d1_re_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         2.800       2.038                d1_im_reg[5][11]_srl6___d1_re_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         2.800       2.038                d1_im_reg[5][11]_srl6___d1_re_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         2.800       2.038                d1_im_reg[5][1]_srl6___d1_re_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         2.800       2.038                d1_im_reg[5][1]_srl6___d1_re_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         2.800       2.038                d1_im_reg[5][2]_srl6___d1_re_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         2.800       2.038                d1_im_reg[5][2]_srl6___d1_re_reg_r_4/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            24 Endpoints
Min Delay             0 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stage4_out_im_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            sout_im[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.183ns  (logic 1.151ns (52.725%)  route 1.032ns (47.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         FDRE                                         r  stage4_out_im_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     3.785 r  stage4_out_im_reg[0]/Q
                         net (fo=1, unplaced)         1.032     4.817    sout_im_OBUF[0]
                                                                      r  sout_im_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.038     5.855 r  sout_im_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.855    sout_im[0]
                                                                      r  sout_im[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stage4_out_im_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            sout_im[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.183ns  (logic 1.151ns (52.725%)  route 1.032ns (47.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         FDRE                                         r  stage4_out_im_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     3.785 r  stage4_out_im_reg[10]/Q
                         net (fo=1, unplaced)         1.032     4.817    sout_im_OBUF[10]
                                                                      r  sout_im_OBUF[10]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.038     5.855 r  sout_im_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.855    sout_im[10]
                                                                      r  sout_im[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stage4_out_im_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            sout_im[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.183ns  (logic 1.151ns (52.725%)  route 1.032ns (47.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         FDRE                                         r  stage4_out_im_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     3.785 r  stage4_out_im_reg[11]/Q
                         net (fo=1, unplaced)         1.032     4.817    sout_im_OBUF[11]
                                                                      r  sout_im_OBUF[11]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.038     5.855 r  sout_im_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.855    sout_im[11]
                                                                      r  sout_im[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stage4_out_im_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            sout_im[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.183ns  (logic 1.151ns (52.725%)  route 1.032ns (47.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         FDRE                                         r  stage4_out_im_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     3.785 r  stage4_out_im_reg[1]/Q
                         net (fo=1, unplaced)         1.032     4.817    sout_im_OBUF[1]
                                                                      r  sout_im_OBUF[1]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.038     5.855 r  sout_im_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.855    sout_im[1]
                                                                      r  sout_im[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stage4_out_im_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            sout_im[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.183ns  (logic 1.151ns (52.725%)  route 1.032ns (47.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         FDRE                                         r  stage4_out_im_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     3.785 r  stage4_out_im_reg[2]/Q
                         net (fo=1, unplaced)         1.032     4.817    sout_im_OBUF[2]
                                                                      r  sout_im_OBUF[2]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.038     5.855 r  sout_im_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.855    sout_im[2]
                                                                      r  sout_im[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stage4_out_im_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            sout_im[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.183ns  (logic 1.151ns (52.725%)  route 1.032ns (47.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         FDRE                                         r  stage4_out_im_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     3.785 r  stage4_out_im_reg[3]/Q
                         net (fo=1, unplaced)         1.032     4.817    sout_im_OBUF[3]
                                                                      r  sout_im_OBUF[3]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.038     5.855 r  sout_im_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.855    sout_im[3]
                                                                      r  sout_im[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stage4_out_im_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            sout_im[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.183ns  (logic 1.151ns (52.725%)  route 1.032ns (47.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         FDRE                                         r  stage4_out_im_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     3.785 r  stage4_out_im_reg[4]/Q
                         net (fo=1, unplaced)         1.032     4.817    sout_im_OBUF[4]
                                                                      r  sout_im_OBUF[4]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.038     5.855 r  sout_im_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.855    sout_im[4]
                                                                      r  sout_im[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stage4_out_im_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            sout_im[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.183ns  (logic 1.151ns (52.725%)  route 1.032ns (47.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         FDRE                                         r  stage4_out_im_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     3.785 r  stage4_out_im_reg[5]/Q
                         net (fo=1, unplaced)         1.032     4.817    sout_im_OBUF[5]
                                                                      r  sout_im_OBUF[5]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.038     5.855 r  sout_im_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.855    sout_im[5]
                                                                      r  sout_im[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stage4_out_im_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            sout_im[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.183ns  (logic 1.151ns (52.725%)  route 1.032ns (47.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         FDRE                                         r  stage4_out_im_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     3.785 r  stage4_out_im_reg[6]/Q
                         net (fo=1, unplaced)         1.032     4.817    sout_im_OBUF[6]
                                                                      r  sout_im_OBUF[6]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.038     5.855 r  sout_im_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.855    sout_im[6]
                                                                      r  sout_im[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stage4_out_im_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Destination:            sout_im[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.183ns  (logic 1.151ns (52.725%)  route 1.032ns (47.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.383     1.044    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.088 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.584     3.672    clk_IBUF_BUFG
                         FDRE                                         r  stage4_out_im_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     3.785 r  stage4_out_im_reg[7]/Q
                         net (fo=1, unplaced)         1.032     4.817    sout_im_OBUF[7]
                                                                      r  sout_im_OBUF[7]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.038     5.855 r  sout_im_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.855    sout_im[7]
                                                                      r  sout_im[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           227 Endpoints
Min Delay           227 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            d1_im_reg[7][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.063ns  (logic 0.719ns (34.851%)  route 1.344ns (65.149%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      f  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    rst_n_IBUF_inst/OUT
                                                                      f  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         1.020     1.681    rst_n_IBUF
                                                                      f  stage1_out_re[11]_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.058     1.739 r  stage1_out_re[11]_i_1/O
                         net (fo=223, unplaced)       0.324     2.063    stage1_out_re[11]_i_1_n_0
                         FDRE                                         r  d1_im_reg[7][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     0.410 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.410    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.410 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.297     0.707    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.439     3.185    clk_IBUF_BUFG
                         FDRE                                         r  d1_im_reg[7][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            d1_im_reg[7][10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.063ns  (logic 0.719ns (34.851%)  route 1.344ns (65.149%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      f  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    rst_n_IBUF_inst/OUT
                                                                      f  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         1.020     1.681    rst_n_IBUF
                                                                      f  stage1_out_re[11]_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.058     1.739 r  stage1_out_re[11]_i_1/O
                         net (fo=223, unplaced)       0.324     2.063    stage1_out_re[11]_i_1_n_0
                         FDRE                                         r  d1_im_reg[7][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     0.410 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.410    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.410 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.297     0.707    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.439     3.185    clk_IBUF_BUFG
                         FDRE                                         r  d1_im_reg[7][10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            d1_im_reg[7][11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.063ns  (logic 0.719ns (34.851%)  route 1.344ns (65.149%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      f  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    rst_n_IBUF_inst/OUT
                                                                      f  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         1.020     1.681    rst_n_IBUF
                                                                      f  stage1_out_re[11]_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.058     1.739 r  stage1_out_re[11]_i_1/O
                         net (fo=223, unplaced)       0.324     2.063    stage1_out_re[11]_i_1_n_0
                         FDRE                                         r  d1_im_reg[7][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     0.410 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.410    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.410 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.297     0.707    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.439     3.185    clk_IBUF_BUFG
                         FDRE                                         r  d1_im_reg[7][11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            d1_im_reg[7][1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.063ns  (logic 0.719ns (34.851%)  route 1.344ns (65.149%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      f  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    rst_n_IBUF_inst/OUT
                                                                      f  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         1.020     1.681    rst_n_IBUF
                                                                      f  stage1_out_re[11]_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.058     1.739 r  stage1_out_re[11]_i_1/O
                         net (fo=223, unplaced)       0.324     2.063    stage1_out_re[11]_i_1_n_0
                         FDRE                                         r  d1_im_reg[7][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     0.410 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.410    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.410 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.297     0.707    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.439     3.185    clk_IBUF_BUFG
                         FDRE                                         r  d1_im_reg[7][1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            d1_im_reg[7][2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.063ns  (logic 0.719ns (34.851%)  route 1.344ns (65.149%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      f  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    rst_n_IBUF_inst/OUT
                                                                      f  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         1.020     1.681    rst_n_IBUF
                                                                      f  stage1_out_re[11]_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.058     1.739 r  stage1_out_re[11]_i_1/O
                         net (fo=223, unplaced)       0.324     2.063    stage1_out_re[11]_i_1_n_0
                         FDRE                                         r  d1_im_reg[7][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     0.410 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.410    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.410 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.297     0.707    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.439     3.185    clk_IBUF_BUFG
                         FDRE                                         r  d1_im_reg[7][2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            d1_im_reg[7][3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.063ns  (logic 0.719ns (34.851%)  route 1.344ns (65.149%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      f  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    rst_n_IBUF_inst/OUT
                                                                      f  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         1.020     1.681    rst_n_IBUF
                                                                      f  stage1_out_re[11]_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.058     1.739 r  stage1_out_re[11]_i_1/O
                         net (fo=223, unplaced)       0.324     2.063    stage1_out_re[11]_i_1_n_0
                         FDRE                                         r  d1_im_reg[7][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     0.410 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.410    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.410 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.297     0.707    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.439     3.185    clk_IBUF_BUFG
                         FDRE                                         r  d1_im_reg[7][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            d1_im_reg[7][4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.063ns  (logic 0.719ns (34.851%)  route 1.344ns (65.149%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      f  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    rst_n_IBUF_inst/OUT
                                                                      f  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         1.020     1.681    rst_n_IBUF
                                                                      f  stage1_out_re[11]_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.058     1.739 r  stage1_out_re[11]_i_1/O
                         net (fo=223, unplaced)       0.324     2.063    stage1_out_re[11]_i_1_n_0
                         FDRE                                         r  d1_im_reg[7][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     0.410 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.410    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.410 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.297     0.707    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.439     3.185    clk_IBUF_BUFG
                         FDRE                                         r  d1_im_reg[7][4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            d1_im_reg[7][5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.063ns  (logic 0.719ns (34.851%)  route 1.344ns (65.149%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      f  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    rst_n_IBUF_inst/OUT
                                                                      f  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         1.020     1.681    rst_n_IBUF
                                                                      f  stage1_out_re[11]_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.058     1.739 r  stage1_out_re[11]_i_1/O
                         net (fo=223, unplaced)       0.324     2.063    stage1_out_re[11]_i_1_n_0
                         FDRE                                         r  d1_im_reg[7][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     0.410 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.410    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.410 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.297     0.707    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.439     3.185    clk_IBUF_BUFG
                         FDRE                                         r  d1_im_reg[7][5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            d1_im_reg[7][6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.063ns  (logic 0.719ns (34.851%)  route 1.344ns (65.149%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      f  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    rst_n_IBUF_inst/OUT
                                                                      f  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         1.020     1.681    rst_n_IBUF
                                                                      f  stage1_out_re[11]_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.058     1.739 r  stage1_out_re[11]_i_1/O
                         net (fo=223, unplaced)       0.324     2.063    stage1_out_re[11]_i_1_n_0
                         FDRE                                         r  d1_im_reg[7][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     0.410 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.410    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.410 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.297     0.707    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.439     3.185    clk_IBUF_BUFG
                         FDRE                                         r  d1_im_reg[7][6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            d1_im_reg[7][7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.063ns  (logic 0.719ns (34.851%)  route 1.344ns (65.149%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      f  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.661     0.661 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.661    rst_n_IBUF_inst/OUT
                                                                      f  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.661 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         1.020     1.681    rst_n_IBUF
                                                                      f  stage1_out_re[11]_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.058     1.739 r  stage1_out_re[11]_i_1/O
                         net (fo=223, unplaced)       0.324     2.063    stage1_out_re[11]_i_1_n_0
                         FDRE                                         r  d1_im_reg[7][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.410     0.410 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.410    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.410 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.297     0.707    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       2.439     3.185    clk_IBUF_BUFG
                         FDRE                                         r  d1_im_reg[7][7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.332ns (43.084%)  route 0.438ns (56.916%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en_IBUF_inst/I
                                                                      f  en_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.295     0.295 f  en_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.295    en_IBUF_inst/OUT
                                                                      f  en_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.295 f  en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.357     0.652    en_IBUF
                                                                      f  count[3]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.037     0.689 r  count[3]_i_1/O
                         net (fo=4, unplaced)         0.081     0.770    count[3]_i_1_n_0
                         FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.481     0.481 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.481    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.481 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.257     0.738    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       1.259     2.023    clk_IBUF_BUFG
                         FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.332ns (43.084%)  route 0.438ns (56.916%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en_IBUF_inst/I
                                                                      f  en_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.295     0.295 f  en_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.295    en_IBUF_inst/OUT
                                                                      f  en_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.295 f  en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.357     0.652    en_IBUF
                                                                      f  count[3]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.037     0.689 r  count[3]_i_1/O
                         net (fo=4, unplaced)         0.081     0.770    count[3]_i_1_n_0
                         FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.481     0.481 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.481    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.481 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.257     0.738    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       1.259     2.023    clk_IBUF_BUFG
                         FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.332ns (43.084%)  route 0.438ns (56.916%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en_IBUF_inst/I
                                                                      f  en_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.295     0.295 f  en_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.295    en_IBUF_inst/OUT
                                                                      f  en_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.295 f  en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.357     0.652    en_IBUF
                                                                      f  count[3]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.037     0.689 r  count[3]_i_1/O
                         net (fo=4, unplaced)         0.081     0.770    count[3]_i_1_n_0
                         FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.481     0.481 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.481    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.481 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.257     0.738    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       1.259     2.023    clk_IBUF_BUFG
                         FDRE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.332ns (43.084%)  route 0.438ns (56.916%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  en (IN)
                         net (fo=0)                   0.000     0.000    en_IBUF_inst/I
                                                                      f  en_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.295     0.295 f  en_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.295    en_IBUF_inst/OUT
                                                                      f  en_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.295 f  en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.357     0.652    en_IBUF
                                                                      f  count[3]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.037     0.689 r  count[3]_i_1/O
                         net (fo=4, unplaced)         0.081     0.770    count[3]_i_1_n_0
                         FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.481     0.481 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.481    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.481 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.257     0.738    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       1.259     2.023    clk_IBUF_BUFG
                         FDRE                                         r  count_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            d1_im_reg[7][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.316ns (36.840%)  route 0.541ns (63.160%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      f  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.295     0.295 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.295    rst_n_IBUF_inst/OUT
                                                                      f  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.295 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.414     0.709    rst_n_IBUF
                                                                      f  stage1_out_re[11]_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.021     0.730 r  stage1_out_re[11]_i_1/O
                         net (fo=223, unplaced)       0.127     0.857    stage1_out_re[11]_i_1_n_0
                         FDRE                                         r  d1_im_reg[7][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.481     0.481 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.481    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.481 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.257     0.738    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       1.259     2.023    clk_IBUF_BUFG
                         FDRE                                         r  d1_im_reg[7][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            d1_im_reg[7][10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.316ns (36.840%)  route 0.541ns (63.160%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      f  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.295     0.295 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.295    rst_n_IBUF_inst/OUT
                                                                      f  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.295 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.414     0.709    rst_n_IBUF
                                                                      f  stage1_out_re[11]_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.021     0.730 r  stage1_out_re[11]_i_1/O
                         net (fo=223, unplaced)       0.127     0.857    stage1_out_re[11]_i_1_n_0
                         FDRE                                         r  d1_im_reg[7][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.481     0.481 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.481    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.481 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.257     0.738    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       1.259     2.023    clk_IBUF_BUFG
                         FDRE                                         r  d1_im_reg[7][10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            d1_im_reg[7][11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.316ns (36.840%)  route 0.541ns (63.160%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      f  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.295     0.295 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.295    rst_n_IBUF_inst/OUT
                                                                      f  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.295 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.414     0.709    rst_n_IBUF
                                                                      f  stage1_out_re[11]_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.021     0.730 r  stage1_out_re[11]_i_1/O
                         net (fo=223, unplaced)       0.127     0.857    stage1_out_re[11]_i_1_n_0
                         FDRE                                         r  d1_im_reg[7][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.481     0.481 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.481    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.481 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.257     0.738    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       1.259     2.023    clk_IBUF_BUFG
                         FDRE                                         r  d1_im_reg[7][11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            d1_im_reg[7][1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.316ns (36.840%)  route 0.541ns (63.160%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      f  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.295     0.295 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.295    rst_n_IBUF_inst/OUT
                                                                      f  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.295 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.414     0.709    rst_n_IBUF
                                                                      f  stage1_out_re[11]_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.021     0.730 r  stage1_out_re[11]_i_1/O
                         net (fo=223, unplaced)       0.127     0.857    stage1_out_re[11]_i_1_n_0
                         FDRE                                         r  d1_im_reg[7][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.481     0.481 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.481    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.481 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.257     0.738    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       1.259     2.023    clk_IBUF_BUFG
                         FDRE                                         r  d1_im_reg[7][1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            d1_im_reg[7][2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.316ns (36.840%)  route 0.541ns (63.160%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      f  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.295     0.295 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.295    rst_n_IBUF_inst/OUT
                                                                      f  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.295 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.414     0.709    rst_n_IBUF
                                                                      f  stage1_out_re[11]_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.021     0.730 r  stage1_out_re[11]_i_1/O
                         net (fo=223, unplaced)       0.127     0.857    stage1_out_re[11]_i_1_n_0
                         FDRE                                         r  d1_im_reg[7][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.481     0.481 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.481    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.481 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.257     0.738    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       1.259     2.023    clk_IBUF_BUFG
                         FDRE                                         r  d1_im_reg[7][2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            d1_im_reg[7][3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.800ns period=5.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.316ns (36.840%)  route 0.541ns (63.160%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
                                                                      f  rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.295     0.295 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.295    rst_n_IBUF_inst/OUT
                                                                      f  rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.295 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.414     0.709    rst_n_IBUF
                                                                      f  stage1_out_re[11]_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.021     0.730 r  stage1_out_re[11]_i_1/O
                         net (fo=223, unplaced)       0.127     0.857    stage1_out_re[11]_i_1_n_0
                         FDRE                                         r  d1_im_reg[7][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.481     0.481 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.481    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.481 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.257     0.738    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, unplaced)       1.259     2.023    clk_IBUF_BUFG
                         FDRE                                         r  d1_im_reg[7][3]/C





