// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Prefetcher(
  input          clock,
  input          reset,
  output         io_train_ready,
  input          io_train_valid,
  input  [32:0]  io_train_bits_tag,
  input  [8:0]   io_train_bits_set,
  input          io_train_bits_needT,
  input  [6:0]   io_train_bits_source,
  input  [43:0]  io_train_bits_vaddr,
  input  [4:0]   io_train_bits_reqsource,
  output         io_tlb_req_req_valid,
  output [49:0]  io_tlb_req_req_bits_vaddr,
  output [2:0]   io_tlb_req_req_bits_cmd,
  output         io_tlb_req_req_bits_isPrefetch,
  output         io_tlb_req_req_bits_kill,
  output         io_tlb_req_req_bits_no_translate,
  input          io_tlb_req_resp_valid,
  input  [47:0]  io_tlb_req_resp_bits_paddr_0,
  input  [1:0]   io_tlb_req_resp_bits_pbmt,
  input          io_tlb_req_resp_bits_miss,
  input          io_tlb_req_resp_bits_excp_0_gpf_ld,
  input          io_tlb_req_resp_bits_excp_0_pf_ld,
  input          io_tlb_req_resp_bits_excp_0_af_ld,
  input          io_tlb_req_pmp_resp_ld,
  input          io_tlb_req_pmp_resp_mmio,
  input          io_req_ready,
  output         io_req_valid,
  output [32:0]  io_req_bits_tag,
  output [8:0]   io_req_bits_set,
  output [43:0]  io_req_bits_vaddr,
  output         io_req_bits_needT,
  output [6:0]   io_req_bits_source,
  output [4:0]   io_req_bits_pfSource,
  input          io_recv_addr_valid,
  input  [63:0]  io_recv_addr_bits_addr,
  input  [4:0]   io_recv_addr_bits_pfSource,
  input          tpio_tpmeta_port_req_ready,
  output         tpio_tpmeta_port_req_valid,
  output [5:0]   tpio_tpmeta_port_req_bits_hartid,
  output [9:0]   tpio_tpmeta_port_req_bits_set,
  output [3:0]   tpio_tpmeta_port_req_bits_way,
  output         tpio_tpmeta_port_req_bits_wmode,
  output [41:0]  tpio_tpmeta_port_req_bits_rawData_0,
  output [41:0]  tpio_tpmeta_port_req_bits_rawData_1,
  output [41:0]  tpio_tpmeta_port_req_bits_rawData_2,
  output [41:0]  tpio_tpmeta_port_req_bits_rawData_3,
  output [41:0]  tpio_tpmeta_port_req_bits_rawData_4,
  output [41:0]  tpio_tpmeta_port_req_bits_rawData_5,
  output [41:0]  tpio_tpmeta_port_req_bits_rawData_6,
  output [41:0]  tpio_tpmeta_port_req_bits_rawData_7,
  output [41:0]  tpio_tpmeta_port_req_bits_rawData_8,
  output [41:0]  tpio_tpmeta_port_req_bits_rawData_9,
  output [41:0]  tpio_tpmeta_port_req_bits_rawData_10,
  output [41:0]  tpio_tpmeta_port_req_bits_rawData_11,
  input          tpio_tpmeta_port_resp_valid,
  input  [5:0]   tpio_tpmeta_port_resp_bits_hartid,
  input  [41:0]  tpio_tpmeta_port_resp_bits_rawData_0,
  input  [41:0]  tpio_tpmeta_port_resp_bits_rawData_1,
  input  [41:0]  tpio_tpmeta_port_resp_bits_rawData_2,
  input  [41:0]  tpio_tpmeta_port_resp_bits_rawData_3,
  input  [41:0]  tpio_tpmeta_port_resp_bits_rawData_4,
  input  [41:0]  tpio_tpmeta_port_resp_bits_rawData_5,
  input  [41:0]  tpio_tpmeta_port_resp_bits_rawData_6,
  input  [41:0]  tpio_tpmeta_port_resp_bits_rawData_7,
  input  [41:0]  tpio_tpmeta_port_resp_bits_rawData_8,
  input  [41:0]  tpio_tpmeta_port_resp_bits_rawData_9,
  input  [41:0]  tpio_tpmeta_port_resp_bits_rawData_10,
  input  [41:0]  tpio_tpmeta_port_resp_bits_rawData_11,
  input  [5:0]   hartId,
  input          pfCtrlFromCore_l2_pf_master_en,
  input          pfCtrlFromCore_l2_pf_recv_en,
  input          pfCtrlFromCore_l2_pbop_en,
  input          pfCtrlFromCore_l2_vbop_en,
  input          pfCtrlFromCore_l2_tp_en,
  input  [9:0]   pfCtrlFromCore_l2_pf_delay_latency,
  input          sigFromSrams_bore_ram_hold,
  input          sigFromSrams_bore_ram_bypass,
  input          sigFromSrams_bore_ram_bp_clken,
  input          sigFromSrams_bore_ram_aux_clk,
  input          sigFromSrams_bore_ram_aux_ckbp,
  input          sigFromSrams_bore_ram_mcp_hold,
  input          sigFromSrams_bore_cgen,
  input          sigFromSrams_bore_1_ram_hold,
  input          sigFromSrams_bore_1_ram_bypass,
  input          sigFromSrams_bore_1_ram_bp_clken,
  input          sigFromSrams_bore_1_ram_aux_clk,
  input          sigFromSrams_bore_1_ram_aux_ckbp,
  input          sigFromSrams_bore_1_ram_mcp_hold,
  input          sigFromSrams_bore_1_cgen,
  input          sigFromSrams_bore_2_ram_hold,
  input          sigFromSrams_bore_2_ram_bypass,
  input          sigFromSrams_bore_2_ram_bp_clken,
  input          sigFromSrams_bore_2_ram_aux_clk,
  input          sigFromSrams_bore_2_ram_aux_ckbp,
  input          sigFromSrams_bore_2_ram_mcp_hold,
  input          sigFromSrams_bore_2_cgen,
  input  [2:0]   boreChildrenBd_bore_array,
  input          boreChildrenBd_bore_all,
  input          boreChildrenBd_bore_req,
  output         boreChildrenBd_bore_ack,
  input          boreChildrenBd_bore_writeen,
  input  [3:0]   boreChildrenBd_bore_be,
  input  [10:0]  boreChildrenBd_bore_addr,
  input  [131:0] boreChildrenBd_bore_indata,
  input          boreChildrenBd_bore_readen,
  input  [10:0]  boreChildrenBd_bore_addr_rd,
  output [131:0] boreChildrenBd_bore_outdata
);

  wire [131:0] bd_outdata;
  wire         bd_ack;
  wire [131:0] childBd_2_rdata;
  wire [12:0]  childBd_1_rdata;
  wire [12:0]  childBd_rdata;
  wire         _pftQueueEnqArb_io_out_valid;
  wire [32:0]  _pftQueueEnqArb_io_out_bits_tag;
  wire [8:0]   _pftQueueEnqArb_io_out_bits_set;
  wire [43:0]  _pftQueueEnqArb_io_out_bits_vaddr;
  wire         _pftQueueEnqArb_io_out_bits_needT;
  wire [6:0]   _pftQueueEnqArb_io_out_bits_source;
  wire [4:0]   _pftQueueEnqArb_io_out_bits_pfSource;
  wire         _pipe_io_in_ready;
  wire         _pftQueue_io_deq_valid;
  wire [32:0]  _pftQueue_io_deq_bits_tag;
  wire [8:0]   _pftQueue_io_deq_bits_set;
  wire [43:0]  _pftQueue_io_deq_bits_vaddr;
  wire         _pftQueue_io_deq_bits_needT;
  wire [6:0]   _pftQueue_io_deq_bits_source;
  wire [4:0]   _pftQueue_io_deq_bits_pfSource;
  wire         _pfRcv_io_req_valid;
  wire [32:0]  _pfRcv_io_req_bits_tag;
  wire [8:0]   _pfRcv_io_req_bits_set;
  wire [4:0]   _pfRcv_io_req_bits_pfSource;
  wire         _tp_io_req_valid;
  wire [32:0]  _tp_io_req_bits_tag;
  wire [8:0]   _tp_io_req_bits_set;
  wire         _vbop_io_req_valid;
  wire [32:0]  _vbop_io_req_bits_tag;
  wire [8:0]   _vbop_io_req_bits_set;
  wire [43:0]  _vbop_io_req_bits_vaddr;
  wire         _vbop_io_req_bits_needT;
  wire [6:0]   _vbop_io_req_bits_source;
  wire         _pbop_io_req_valid;
  wire [32:0]  _pbop_io_req_bits_tag;
  wire [8:0]   _pbop_io_req_bits_set;
  wire [43:0]  _pbop_io_req_bits_vaddr;
  wire         _pbop_io_req_bits_needT;
  wire [6:0]   _pbop_io_req_bits_source;
  wire [2:0]   bd_array = boreChildrenBd_bore_array;
  wire         bd_all = boreChildrenBd_bore_all;
  wire         bd_req = boreChildrenBd_bore_req;
  wire         bd_writeen = boreChildrenBd_bore_writeen;
  wire [3:0]   bd_be = boreChildrenBd_bore_be;
  wire [10:0]  bd_addr = boreChildrenBd_bore_addr;
  wire [131:0] bd_indata = boreChildrenBd_bore_indata;
  wire         bd_readen = boreChildrenBd_bore_readen;
  wire [10:0]  bd_addr_rd = boreChildrenBd_bore_addr_rd;
  reg          pfRcv_en_REG;
  reg          pfRcv_en;
  wire         _pbop_io_train_valid_T = io_train_bits_reqsource != 5'h6;
  reg          pfRcv_io_recv_addr_v_last_REG;
  reg  [63:0]  pfRcv_io_recv_addr_d_addr;
  reg  [4:0]   pfRcv_io_recv_addr_d_pfSource;
  reg          pfRcv_io_recv_addr_v_last_REG_1;
  reg  [63:0]  pfRcv_io_recv_addr_d_1_addr;
  reg  [4:0]   pfRcv_io_recv_addr_d_1_pfSource;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      pfRcv_en_REG <= 1'h1;
      pfRcv_en <= 1'h1;
      pfRcv_io_recv_addr_v_last_REG <= 1'h0;
      pfRcv_io_recv_addr_v_last_REG_1 <= 1'h0;
    end
    else begin
      pfRcv_en_REG <= pfCtrlFromCore_l2_pf_master_en & pfCtrlFromCore_l2_pf_recv_en;
      pfRcv_en <= pfRcv_en_REG;
      pfRcv_io_recv_addr_v_last_REG <= io_recv_addr_valid;
      pfRcv_io_recv_addr_v_last_REG_1 <= pfRcv_io_recv_addr_v_last_REG;
    end
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    if (io_recv_addr_valid) begin
      pfRcv_io_recv_addr_d_addr <= io_recv_addr_bits_addr;
      pfRcv_io_recv_addr_d_pfSource <= io_recv_addr_bits_pfSource;
    end
    if (pfRcv_io_recv_addr_v_last_REG) begin
      pfRcv_io_recv_addr_d_1_addr <= pfRcv_io_recv_addr_d_addr;
      pfRcv_io_recv_addr_d_1_pfSource <= pfRcv_io_recv_addr_d_pfSource;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:4];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        pfRcv_en_REG = _RANDOM[3'h0][0];
        pfRcv_en = _RANDOM[3'h0][1];
        pfRcv_io_recv_addr_v_last_REG = _RANDOM[3'h0][2];
        pfRcv_io_recv_addr_d_addr =
          {_RANDOM[3'h0][31:3], _RANDOM[3'h1], _RANDOM[3'h2][2:0]};
        pfRcv_io_recv_addr_d_pfSource = _RANDOM[3'h2][7:3];
        pfRcv_io_recv_addr_v_last_REG_1 = _RANDOM[3'h2][8];
        pfRcv_io_recv_addr_d_1_addr =
          {_RANDOM[3'h2][31:9], _RANDOM[3'h3], _RANDOM[3'h4][8:0]};
        pfRcv_io_recv_addr_d_1_pfSource = _RANDOM[3'h4][13:9];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        pfRcv_en_REG = 1'h1;
        pfRcv_en = 1'h1;
        pfRcv_io_recv_addr_v_last_REG = 1'h0;
        pfRcv_io_recv_addr_v_last_REG_1 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  wire [8:0]   childBd_addr;
  wire [8:0]   childBd_addr_rd;
  wire [12:0]  childBd_wdata;
  wire         childBd_wmask;
  wire         childBd_re;
  wire         childBd_we;
  wire         childBd_ack;
  wire         childBd_selectedOH;
  wire         childBd_array;
  PBestOffsetPrefetch pbop (
    .clock                          (clock),
    .reset                          (reset),
    .io_enable
      (pfCtrlFromCore_l2_pf_master_en & pfCtrlFromCore_l2_pbop_en),
    .io_pfCtrlOfDelayLatency        (pfCtrlFromCore_l2_pf_delay_latency),
    .io_train_valid                 (io_train_valid & _pbop_io_train_valid_T),
    .io_train_bits_tag              (io_train_bits_tag),
    .io_train_bits_set              (io_train_bits_set),
    .io_train_bits_needT            (io_train_bits_needT),
    .io_train_bits_source           (io_train_bits_source),
    .io_req_ready                   (~_pfRcv_io_req_valid & ~_vbop_io_req_valid),
    .io_req_valid                   (_pbop_io_req_valid),
    .io_req_bits_tag                (_pbop_io_req_bits_tag),
    .io_req_bits_set                (_pbop_io_req_bits_set),
    .io_req_bits_vaddr              (_pbop_io_req_bits_vaddr),
    .io_req_bits_needT              (_pbop_io_req_bits_needT),
    .io_req_bits_source             (_pbop_io_req_bits_source),
    .boreChildrenBd_bore_addr       (childBd_addr),
    .boreChildrenBd_bore_addr_rd    (childBd_addr_rd),
    .boreChildrenBd_bore_wdata      (childBd_wdata),
    .boreChildrenBd_bore_wmask      (childBd_wmask),
    .boreChildrenBd_bore_re         (childBd_re),
    .boreChildrenBd_bore_we         (childBd_we),
    .boreChildrenBd_bore_rdata      (childBd_rdata),
    .boreChildrenBd_bore_ack        (childBd_ack),
    .boreChildrenBd_bore_selectedOH (childBd_selectedOH),
    .boreChildrenBd_bore_array      (childBd_array),
    .sigFromSrams_bore_ram_hold     (sigFromSrams_bore_ram_hold),
    .sigFromSrams_bore_ram_bypass   (sigFromSrams_bore_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken (sigFromSrams_bore_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk  (sigFromSrams_bore_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp (sigFromSrams_bore_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold (sigFromSrams_bore_ram_mcp_hold),
    .sigFromSrams_bore_cgen         (sigFromSrams_bore_cgen)
  );
  wire [8:0]   childBd_1_addr;
  wire [8:0]   childBd_1_addr_rd;
  wire [12:0]  childBd_1_wdata;
  wire         childBd_1_wmask;
  wire         childBd_1_re;
  wire         childBd_1_we;
  wire         childBd_1_ack;
  wire         childBd_1_selectedOH;
  wire         childBd_1_array;
  VBestOffsetPrefetch vbop (
    .clock                              (clock),
    .reset                              (reset),
    .io_enable
      (pfCtrlFromCore_l2_pf_master_en & pfCtrlFromCore_l2_vbop_en),
    .io_pfCtrlOfDelayLatency            (pfCtrlFromCore_l2_pf_delay_latency),
    .io_train_valid                     (io_train_valid & _pbop_io_train_valid_T),
    .io_train_bits_needT                (io_train_bits_needT),
    .io_train_bits_source               (io_train_bits_source),
    .io_train_bits_vaddr                (io_train_bits_vaddr),
    .io_tlb_req_req_valid               (io_tlb_req_req_valid),
    .io_tlb_req_req_bits_vaddr          (io_tlb_req_req_bits_vaddr),
    .io_tlb_req_req_bits_cmd            (io_tlb_req_req_bits_cmd),
    .io_tlb_req_req_bits_isPrefetch     (io_tlb_req_req_bits_isPrefetch),
    .io_tlb_req_req_bits_kill           (io_tlb_req_req_bits_kill),
    .io_tlb_req_req_bits_no_translate   (io_tlb_req_req_bits_no_translate),
    .io_tlb_req_resp_valid              (io_tlb_req_resp_valid),
    .io_tlb_req_resp_bits_paddr_0       (io_tlb_req_resp_bits_paddr_0),
    .io_tlb_req_resp_bits_pbmt          (io_tlb_req_resp_bits_pbmt),
    .io_tlb_req_resp_bits_miss          (io_tlb_req_resp_bits_miss),
    .io_tlb_req_resp_bits_excp_0_gpf_ld (io_tlb_req_resp_bits_excp_0_gpf_ld),
    .io_tlb_req_resp_bits_excp_0_pf_ld  (io_tlb_req_resp_bits_excp_0_pf_ld),
    .io_tlb_req_resp_bits_excp_0_af_ld  (io_tlb_req_resp_bits_excp_0_af_ld),
    .io_tlb_req_pmp_resp_ld             (io_tlb_req_pmp_resp_ld),
    .io_tlb_req_pmp_resp_mmio           (io_tlb_req_pmp_resp_mmio),
    .io_req_ready                       (~_pfRcv_io_req_valid),
    .io_req_valid                       (_vbop_io_req_valid),
    .io_req_bits_tag                    (_vbop_io_req_bits_tag),
    .io_req_bits_set                    (_vbop_io_req_bits_set),
    .io_req_bits_vaddr                  (_vbop_io_req_bits_vaddr),
    .io_req_bits_needT                  (_vbop_io_req_bits_needT),
    .io_req_bits_source                 (_vbop_io_req_bits_source),
    .boreChildrenBd_bore_addr           (childBd_1_addr),
    .boreChildrenBd_bore_addr_rd        (childBd_1_addr_rd),
    .boreChildrenBd_bore_wdata          (childBd_1_wdata),
    .boreChildrenBd_bore_wmask          (childBd_1_wmask),
    .boreChildrenBd_bore_re             (childBd_1_re),
    .boreChildrenBd_bore_we             (childBd_1_we),
    .boreChildrenBd_bore_rdata          (childBd_1_rdata),
    .boreChildrenBd_bore_ack            (childBd_1_ack),
    .boreChildrenBd_bore_selectedOH     (childBd_1_selectedOH),
    .boreChildrenBd_bore_array          (childBd_1_array),
    .sigFromSrams_bore_ram_hold         (sigFromSrams_bore_1_ram_hold),
    .sigFromSrams_bore_ram_bypass       (sigFromSrams_bore_1_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken     (sigFromSrams_bore_1_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk      (sigFromSrams_bore_1_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp     (sigFromSrams_bore_1_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold     (sigFromSrams_bore_1_ram_mcp_hold),
    .sigFromSrams_bore_cgen             (sigFromSrams_bore_1_cgen)
  );
  wire [10:0]  childBd_2_addr;
  wire [10:0]  childBd_2_addr_rd;
  wire [131:0] childBd_2_wdata;
  wire [3:0]   childBd_2_wmask;
  wire         childBd_2_re;
  wire         childBd_2_we;
  wire         childBd_2_ack;
  wire [3:0]   childBd_2_selectedOH;
  wire [2:0]   childBd_2_array;
  TemporalPrefetch tp (
    .clock                               (clock),
    .reset                               (reset),
    .io_enable
      (pfCtrlFromCore_l2_pf_master_en & pfCtrlFromCore_l2_tp_en),
    .io_train_ready                      (io_train_ready),
    .io_train_valid                      (io_train_valid),
    .io_train_bits_tag                   (io_train_bits_tag),
    .io_train_bits_set                   (io_train_bits_set),
    .io_train_bits_vaddr                 (io_train_bits_vaddr),
    .io_train_bits_reqsource             (io_train_bits_reqsource),
    .io_req_ready
      (~_pfRcv_io_req_valid & ~_vbop_io_req_valid & ~_pbop_io_req_valid),
    .io_req_valid                        (_tp_io_req_valid),
    .io_req_bits_tag                     (_tp_io_req_bits_tag),
    .io_req_bits_set                     (_tp_io_req_bits_set),
    .io_tpmeta_port_req_ready            (tpio_tpmeta_port_req_ready),
    .io_tpmeta_port_req_valid            (tpio_tpmeta_port_req_valid),
    .io_tpmeta_port_req_bits_hartid      (tpio_tpmeta_port_req_bits_hartid),
    .io_tpmeta_port_req_bits_set         (tpio_tpmeta_port_req_bits_set),
    .io_tpmeta_port_req_bits_way         (tpio_tpmeta_port_req_bits_way),
    .io_tpmeta_port_req_bits_wmode       (tpio_tpmeta_port_req_bits_wmode),
    .io_tpmeta_port_req_bits_rawData_0   (tpio_tpmeta_port_req_bits_rawData_0),
    .io_tpmeta_port_req_bits_rawData_1   (tpio_tpmeta_port_req_bits_rawData_1),
    .io_tpmeta_port_req_bits_rawData_2   (tpio_tpmeta_port_req_bits_rawData_2),
    .io_tpmeta_port_req_bits_rawData_3   (tpio_tpmeta_port_req_bits_rawData_3),
    .io_tpmeta_port_req_bits_rawData_4   (tpio_tpmeta_port_req_bits_rawData_4),
    .io_tpmeta_port_req_bits_rawData_5   (tpio_tpmeta_port_req_bits_rawData_5),
    .io_tpmeta_port_req_bits_rawData_6   (tpio_tpmeta_port_req_bits_rawData_6),
    .io_tpmeta_port_req_bits_rawData_7   (tpio_tpmeta_port_req_bits_rawData_7),
    .io_tpmeta_port_req_bits_rawData_8   (tpio_tpmeta_port_req_bits_rawData_8),
    .io_tpmeta_port_req_bits_rawData_9   (tpio_tpmeta_port_req_bits_rawData_9),
    .io_tpmeta_port_req_bits_rawData_10  (tpio_tpmeta_port_req_bits_rawData_10),
    .io_tpmeta_port_req_bits_rawData_11  (tpio_tpmeta_port_req_bits_rawData_11),
    .io_tpmeta_port_resp_valid           (tpio_tpmeta_port_resp_valid),
    .io_tpmeta_port_resp_bits_hartid     (tpio_tpmeta_port_resp_bits_hartid),
    .io_tpmeta_port_resp_bits_rawData_0  (tpio_tpmeta_port_resp_bits_rawData_0),
    .io_tpmeta_port_resp_bits_rawData_1  (tpio_tpmeta_port_resp_bits_rawData_1),
    .io_tpmeta_port_resp_bits_rawData_2  (tpio_tpmeta_port_resp_bits_rawData_2),
    .io_tpmeta_port_resp_bits_rawData_3  (tpio_tpmeta_port_resp_bits_rawData_3),
    .io_tpmeta_port_resp_bits_rawData_4  (tpio_tpmeta_port_resp_bits_rawData_4),
    .io_tpmeta_port_resp_bits_rawData_5  (tpio_tpmeta_port_resp_bits_rawData_5),
    .io_tpmeta_port_resp_bits_rawData_6  (tpio_tpmeta_port_resp_bits_rawData_6),
    .io_tpmeta_port_resp_bits_rawData_7  (tpio_tpmeta_port_resp_bits_rawData_7),
    .io_tpmeta_port_resp_bits_rawData_8  (tpio_tpmeta_port_resp_bits_rawData_8),
    .io_tpmeta_port_resp_bits_rawData_9  (tpio_tpmeta_port_resp_bits_rawData_9),
    .io_tpmeta_port_resp_bits_rawData_10 (tpio_tpmeta_port_resp_bits_rawData_10),
    .io_tpmeta_port_resp_bits_rawData_11 (tpio_tpmeta_port_resp_bits_rawData_11),
    .io_hartid                           (hartId),
    .boreChildrenBd_bore_addr            (childBd_2_addr),
    .boreChildrenBd_bore_addr_rd         (childBd_2_addr_rd),
    .boreChildrenBd_bore_wdata           (childBd_2_wdata),
    .boreChildrenBd_bore_wmask           (childBd_2_wmask),
    .boreChildrenBd_bore_re              (childBd_2_re),
    .boreChildrenBd_bore_we              (childBd_2_we),
    .boreChildrenBd_bore_rdata           (childBd_2_rdata),
    .boreChildrenBd_bore_ack             (childBd_2_ack),
    .boreChildrenBd_bore_selectedOH      (childBd_2_selectedOH),
    .boreChildrenBd_bore_array           (childBd_2_array),
    .sigFromSrams_bore_ram_hold          (sigFromSrams_bore_2_ram_hold),
    .sigFromSrams_bore_ram_bypass        (sigFromSrams_bore_2_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken      (sigFromSrams_bore_2_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk       (sigFromSrams_bore_2_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp      (sigFromSrams_bore_2_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold      (sigFromSrams_bore_2_ram_mcp_hold),
    .sigFromSrams_bore_cgen              (sigFromSrams_bore_2_cgen)
  );
  PrefetchReceiver pfRcv (
    .io_req_valid               (_pfRcv_io_req_valid),
    .io_req_bits_tag            (_pfRcv_io_req_bits_tag),
    .io_req_bits_set            (_pfRcv_io_req_bits_set),
    .io_req_bits_pfSource       (_pfRcv_io_req_bits_pfSource),
    .io_recv_addr_valid         (pfRcv_io_recv_addr_v_last_REG_1),
    .io_recv_addr_bits_addr     (pfRcv_io_recv_addr_d_1_addr),
    .io_recv_addr_bits_pfSource (pfRcv_io_recv_addr_d_1_pfSource),
    .io_enable                  (pfRcv_en)
  );
  MbistPipeL2Prefetcher mbistPl (
    .clock               (clock),
    .reset               (reset),
    .mbist_array         (bd_array),
    .mbist_all           (bd_all),
    .mbist_req           (bd_req),
    .mbist_ack           (bd_ack),
    .mbist_writeen       (bd_writeen),
    .mbist_be            (bd_be),
    .mbist_addr          (bd_addr),
    .mbist_indata        (bd_indata),
    .mbist_readen        (bd_readen),
    .mbist_addr_rd       (bd_addr_rd),
    .mbist_outdata       (bd_outdata),
    .toSRAM_0_addr       (childBd_addr),
    .toSRAM_0_addr_rd    (childBd_addr_rd),
    .toSRAM_0_wdata      (childBd_wdata),
    .toSRAM_0_wmask      (childBd_wmask),
    .toSRAM_0_re         (childBd_re),
    .toSRAM_0_we         (childBd_we),
    .toSRAM_0_rdata      (childBd_rdata),
    .toSRAM_0_ack        (childBd_ack),
    .toSRAM_0_selectedOH (childBd_selectedOH),
    .toSRAM_0_array      (childBd_array),
    .toSRAM_1_addr       (childBd_1_addr),
    .toSRAM_1_addr_rd    (childBd_1_addr_rd),
    .toSRAM_1_wdata      (childBd_1_wdata),
    .toSRAM_1_wmask      (childBd_1_wmask),
    .toSRAM_1_re         (childBd_1_re),
    .toSRAM_1_we         (childBd_1_we),
    .toSRAM_1_rdata      (childBd_1_rdata),
    .toSRAM_1_ack        (childBd_1_ack),
    .toSRAM_1_selectedOH (childBd_1_selectedOH),
    .toSRAM_1_array      (childBd_1_array),
    .toSRAM_2_addr       (childBd_2_addr),
    .toSRAM_2_addr_rd    (childBd_2_addr_rd),
    .toSRAM_2_wdata      (childBd_2_wdata),
    .toSRAM_2_wmask      (childBd_2_wmask),
    .toSRAM_2_re         (childBd_2_re),
    .toSRAM_2_we         (childBd_2_we),
    .toSRAM_2_rdata      (childBd_2_rdata),
    .toSRAM_2_ack        (childBd_2_ack),
    .toSRAM_2_selectedOH (childBd_2_selectedOH),
    .toSRAM_2_array      (childBd_2_array)
  );
  PrefetchQueue pftQueue (
    .clock                (clock),
    .reset                (reset),
    .io_enq_valid         (_pftQueueEnqArb_io_out_valid),
    .io_enq_bits_tag      (_pftQueueEnqArb_io_out_bits_tag),
    .io_enq_bits_set      (_pftQueueEnqArb_io_out_bits_set),
    .io_enq_bits_vaddr    (_pftQueueEnqArb_io_out_bits_vaddr),
    .io_enq_bits_needT    (_pftQueueEnqArb_io_out_bits_needT),
    .io_enq_bits_source   (_pftQueueEnqArb_io_out_bits_source),
    .io_enq_bits_pfSource (_pftQueueEnqArb_io_out_bits_pfSource),
    .io_deq_ready         (_pipe_io_in_ready),
    .io_deq_valid         (_pftQueue_io_deq_valid),
    .io_deq_bits_tag      (_pftQueue_io_deq_bits_tag),
    .io_deq_bits_set      (_pftQueue_io_deq_bits_set),
    .io_deq_bits_vaddr    (_pftQueue_io_deq_bits_vaddr),
    .io_deq_bits_needT    (_pftQueue_io_deq_bits_needT),
    .io_deq_bits_source   (_pftQueue_io_deq_bits_source),
    .io_deq_bits_pfSource (_pftQueue_io_deq_bits_pfSource)
  );
  Pipeline_1 pipe (
    .clock                (clock),
    .reset                (reset),
    .io_in_ready          (_pipe_io_in_ready),
    .io_in_valid          (_pftQueue_io_deq_valid),
    .io_in_bits_tag       (_pftQueue_io_deq_bits_tag),
    .io_in_bits_set       (_pftQueue_io_deq_bits_set),
    .io_in_bits_vaddr     (_pftQueue_io_deq_bits_vaddr),
    .io_in_bits_needT     (_pftQueue_io_deq_bits_needT),
    .io_in_bits_source    (_pftQueue_io_deq_bits_source),
    .io_in_bits_pfSource  (_pftQueue_io_deq_bits_pfSource),
    .io_out_ready         (io_req_ready),
    .io_out_valid         (io_req_valid),
    .io_out_bits_tag      (io_req_bits_tag),
    .io_out_bits_set      (io_req_bits_set),
    .io_out_bits_vaddr    (io_req_bits_vaddr),
    .io_out_bits_needT    (io_req_bits_needT),
    .io_out_bits_source   (io_req_bits_source),
    .io_out_bits_pfSource (io_req_bits_pfSource)
  );
  Arbiter4_PrefetchReq pftQueueEnqArb (
    .io_in_0_valid         (_pfRcv_io_req_valid),
    .io_in_0_bits_tag      (_pfRcv_io_req_bits_tag),
    .io_in_0_bits_set      (_pfRcv_io_req_bits_set),
    .io_in_0_bits_pfSource (_pfRcv_io_req_bits_pfSource),
    .io_in_1_valid         (_vbop_io_req_valid),
    .io_in_1_bits_tag      (_vbop_io_req_bits_tag),
    .io_in_1_bits_set      (_vbop_io_req_bits_set),
    .io_in_1_bits_vaddr    (_vbop_io_req_bits_vaddr),
    .io_in_1_bits_needT    (_vbop_io_req_bits_needT),
    .io_in_1_bits_source   (_vbop_io_req_bits_source),
    .io_in_2_valid         (_pbop_io_req_valid),
    .io_in_2_bits_tag      (_pbop_io_req_bits_tag),
    .io_in_2_bits_set      (_pbop_io_req_bits_set),
    .io_in_2_bits_vaddr    (_pbop_io_req_bits_vaddr),
    .io_in_2_bits_needT    (_pbop_io_req_bits_needT),
    .io_in_2_bits_source   (_pbop_io_req_bits_source),
    .io_in_3_valid         (_tp_io_req_valid),
    .io_in_3_bits_tag      (_tp_io_req_bits_tag),
    .io_in_3_bits_set      (_tp_io_req_bits_set),
    .io_out_valid          (_pftQueueEnqArb_io_out_valid),
    .io_out_bits_tag       (_pftQueueEnqArb_io_out_bits_tag),
    .io_out_bits_set       (_pftQueueEnqArb_io_out_bits_set),
    .io_out_bits_vaddr     (_pftQueueEnqArb_io_out_bits_vaddr),
    .io_out_bits_needT     (_pftQueueEnqArb_io_out_bits_needT),
    .io_out_bits_source    (_pftQueueEnqArb_io_out_bits_source),
    .io_out_bits_pfSource  (_pftQueueEnqArb_io_out_bits_pfSource)
  );
  assign boreChildrenBd_bore_ack = bd_ack;
  assign boreChildrenBd_bore_outdata = bd_outdata;
endmodule

