

================================================================
== Vivado HLS Report for 'filter'
================================================================
* Date:           Thu Dec  6 13:20:27 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        MedianFilter
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.69|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  360014|  360014|  360014|  360014|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+----------+
        |                        |             |  Latency  |  Interval | Pipeline |
        |        Instance        |    Module   | min | max | min | max |   Type   |
        +------------------------+-------------+-----+-----+-----+-----+----------+
        |grp_bubble_sort_fu_196  |bubble_sort  |   10|   10|    1|    1| function |
        +------------------------+-------------+-----+-----+-----+-----+----------+

        * Loop: 
        +---------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                           |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |         Loop Name         |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- filter_rows_filter_cols  |  360012|  360012|        14|          1|          1|  360000|    yes   |
        +---------------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    200|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|    3009|   5443|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     93|
|Register         |        0|      -|     687|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|    3696|   5800|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|       3|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+------+------+
    |        Instance        |    Module   | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------+-------------+---------+-------+------+------+
    |grp_bubble_sort_fu_196  |bubble_sort  |        0|      0|  3009|  5443|
    +------------------------+-------------+---------+-------+------+------+
    |Total                   |             |        0|      0|  3009|  5443|
    +------------------------+-------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+---------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+---------------------+---------+---+----+------+-----+------+-------------+
    |temp_array_0_U  |filter_temp_array_0  |        2|  0|   0|   600|   32|     1|        19200|
    |temp_array_1_U  |filter_temp_array_0  |        2|  0|   0|   600|   32|     1|        19200|
    +----------------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                     |        4|  0|   0|  1200|   64|     2|        38400|
    +----------------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |i_s_fu_236_p2                       |     +    |      0|  0|  17|          10|           1|
    |indvar_flatten_next_fu_216_p2       |     +    |      0|  0|  26|          19|           1|
    |j_1_fu_318_p2                       |     +    |      0|  0|  17|          10|           1|
    |ap_block_state15_pp0_stage0_iter13  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3_pp0_stage0_iter1    |    and   |      0|  0|   8|           1|           1|
    |or_cond_fu_312_p2                   |    and   |      0|  0|   8|           1|           1|
    |exitcond_flatten_fu_210_p2          |   icmp   |      0|  0|  18|          19|          19|
    |exitcond_fu_222_p2                  |   icmp   |      0|  0|  13|          10|          10|
    |icmp1_fu_268_p2                     |   icmp   |      0|  0|  13|           9|           1|
    |icmp2_fu_306_p2                     |   icmp   |      0|  0|  13|           9|           1|
    |icmp_fu_252_p2                      |   icmp   |      0|  0|  13|           9|           1|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   8|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   8|           1|           1|
    |i_mid2_fu_282_p3                    |  select  |      0|  0|  10|           1|          10|
    |j_mid2_fu_228_p3                    |  select  |      0|  0|  10|           1|           1|
    |tmp_mid2_fu_274_p3                  |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   8|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 200|         104|          54|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter13  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |i_reg_174                 |   9|          2|   10|         20|
    |in_stream_V_blk_n         |   9|          2|    1|          2|
    |indvar_flatten_reg_163    |   9|          2|   19|         38|
    |j_reg_185                 |   9|          2|   10|         20|
    |out_stream_V_blk_n        |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  93|         20|   45|         92|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   3|   0|    3|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9    |   1|   0|    1|          0|
    |crop_0_0_fu_92             |  32|   0|   32|          0|
    |crop_0_0_load_reg_455      |  32|   0|   32|          0|
    |crop_0_1_fu_96             |  32|   0|   32|          0|
    |crop_0_1_load_1_reg_475    |  32|   0|   32|          0|
    |crop_0_2_reg_490           |  32|   0|   32|          0|
    |crop_1_0_fu_104            |  32|   0|   32|          0|
    |crop_1_0_load_reg_465      |  32|   0|   32|          0|
    |crop_1_1_fu_108            |  32|   0|   32|          0|
    |crop_1_1_load_1_reg_480    |  32|   0|   32|          0|
    |crop_1_2_reg_495           |  32|   0|   32|          0|
    |crop_2_0_fu_100            |  32|   0|   32|          0|
    |crop_2_0_load_reg_460      |  32|   0|   32|          0|
    |crop_2_1_fu_88             |  32|   0|   32|          0|
    |crop_2_1_load_1_reg_470    |  32|   0|   32|          0|
    |exitcond_flatten_reg_420   |   1|   0|    1|          0|
    |i_reg_174                  |  10|   0|   10|          0|
    |indvar_flatten_reg_163     |  19|   0|   19|          0|
    |j_reg_185                  |  10|   0|   10|          0|
    |or_cond_reg_446            |   1|   0|    1|          0|
    |temp_array_0_addr_reg_434  |  10|   0|   10|          0|
    |temp_array_1_addr_reg_440  |  10|   0|   10|          0|
    |tmp_5_reg_485              |  32|   0|   32|          0|
    |exitcond_flatten_reg_420   |  64|  32|    1|          0|
    |or_cond_reg_446            |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 687|  64|  561|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    filter    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    filter    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    filter    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    filter    | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |    filter    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    filter    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    filter    | return value |
|in_stream_V_dout     |  in |   32|   ap_fifo  |  in_stream_V |    pointer   |
|in_stream_V_empty_n  |  in |    1|   ap_fifo  |  in_stream_V |    pointer   |
|in_stream_V_read     | out |    1|   ap_fifo  |  in_stream_V |    pointer   |
|out_stream_V_din     | out |   32|   ap_fifo  | out_stream_V |    pointer   |
|out_stream_V_full_n  |  in |    1|   ap_fifo  | out_stream_V |    pointer   |
|out_stream_V_write   | out |    1|   ap_fifo  | out_stream_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	16  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	2  / true
16 --> 

* FSM state operations: 

 <State 1> : 3.25ns
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%crop_2_1 = alloca i32"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%crop_0_0 = alloca i32"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%crop_0_1 = alloca i32"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%crop_2_0 = alloca i32"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%crop_1_0 = alloca i32"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%crop_1_1 = alloca i32"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str32, i32 0, i32 0, [1 x i8]* @p_str33, [1 x i8]* @p_str34, [1 x i8]* @p_str35, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str36, [1 x i8]* @p_str37)"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str25, i32 0, i32 0, [1 x i8]* @p_str26, [1 x i8]* @p_str27, [1 x i8]* @p_str28, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str29, [1 x i8]* @p_str30)"
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%temp_array_0 = alloca [600 x i32], align 16" [MedianFilter/median.cpp:47]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%temp_array_1 = alloca [600 x i32], align 16" [MedianFilter/median.cpp:47]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %1" [MedianFilter/median.cpp:50]

 <State 2> : 6.39ns
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge ]"
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_mid2, %._crit_edge ]" [MedianFilter/median.cpp:51]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%j = phi i10 [ 0, %0 ], [ %j_1, %._crit_edge ]"
ST_2 : Operation 31 [1/1] (2.43ns)   --->   "%exitcond_flatten = icmp eq i19 %indvar_flatten, -164288"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (2.16ns)   --->   "%indvar_flatten_next = add i19 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %j, -424" [MedianFilter/median.cpp:51]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.37ns)   --->   "%j_mid2 = select i1 %exitcond, i10 0, i10 %j" [MedianFilter/median.cpp:51]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.95ns)   --->   "%i_s = add i10 %i, 1" [MedianFilter/median.cpp:50]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %i_s, i32 1, i32 9)" [MedianFilter/median.cpp:70]
ST_2 : Operation 37 [1/1] (1.66ns)   --->   "%icmp = icmp ne i9 %tmp, 0" [MedianFilter/median.cpp:70]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %i, i32 1, i32 9)" [MedianFilter/median.cpp:70]
ST_2 : Operation 39 [1/1] (1.66ns)   --->   "%icmp1 = icmp ne i9 %tmp_1, 0" [MedianFilter/median.cpp:70]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_mid2 = select i1 %exitcond, i1 %icmp, i1 %icmp1" [MedianFilter/median.cpp:70]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.37ns)   --->   "%i_mid2 = select i1 %exitcond, i10 %i_s, i10 %i" [MedianFilter/median.cpp:51]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_8 = zext i10 %j_mid2 to i64" [MedianFilter/median.cpp:61]
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%temp_array_0_addr = getelementptr [600 x i32]* %temp_array_0, i64 0, i64 %tmp_8" [MedianFilter/median.cpp:61]
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%crop_0_2 = load i32* %temp_array_0_addr, align 4" [MedianFilter/median.cpp:61]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%temp_array_1_addr = getelementptr [600 x i32]* %temp_array_1, i64 0, i64 %tmp_8" [MedianFilter/median.cpp:61]
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%crop_1_2 = load i32* %temp_array_1_addr, align 4" [MedianFilter/median.cpp:61]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_3 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %j_mid2, i32 1, i32 9)" [MedianFilter/median.cpp:70]
ST_2 : Operation 48 [1/1] (1.66ns)   --->   "%icmp2 = icmp ne i9 %tmp_3, 0" [MedianFilter/median.cpp:70]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.37ns) (out node of the LUT)   --->   "%or_cond = and i1 %tmp_mid2, %icmp2" [MedianFilter/median.cpp:70]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %2, label %._crit_edge" [MedianFilter/median.cpp:70]
ST_2 : Operation 51 [1/1] (1.95ns)   --->   "%j_1 = add i10 %j_mid2, 1" [MedianFilter/median.cpp:51]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 6.89ns
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%crop_2_1_load = load i32* %crop_2_1"
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%crop_0_0_load = load i32* %crop_0_0" [MedianFilter/median.cpp:69]
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%crop_0_1_load = load i32* %crop_0_1"
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%crop_2_0_load = load i32* %crop_2_0" [MedianFilter/median.cpp:69]
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%crop_1_0_load = load i32* %crop_1_0" [MedianFilter/median.cpp:69]
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%crop_1_1_load = load i32* %crop_1_1"
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "store i32 %crop_1_1_load, i32* %crop_1_0"
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "store i32 %crop_2_1_load, i32* %crop_2_0"
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "store i32 %crop_0_1_load, i32* %crop_0_0"
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %3, label %.reset"
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%crop_2_1_load_1 = load i32* %crop_2_1" [MedianFilter/median.cpp:69]
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%crop_0_1_load_1 = load i32* %crop_0_1" [MedianFilter/median.cpp:69]
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%crop_1_1_load_1 = load i32* %crop_1_1" [MedianFilter/median.cpp:69]
ST_3 : Operation 65 [1/1] (3.63ns)   --->   "%tmp_5 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V)" [MedianFilter/median.cpp:53]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 66 [1/2] (3.25ns)   --->   "%crop_0_2 = load i32* %temp_array_0_addr, align 4" [MedianFilter/median.cpp:61]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_3 : Operation 67 [1/2] (3.25ns)   --->   "%crop_1_2 = load i32* %temp_array_1_addr, align 4" [MedianFilter/median.cpp:61]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_3 : Operation 68 [1/1] (3.25ns)   --->   "store i32 %crop_1_2, i32* %temp_array_0_addr, align 4" [MedianFilter/median.cpp:66]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_3 : Operation 69 [1/1] (3.25ns)   --->   "store i32 %tmp_5, i32* %temp_array_1_addr, align 4" [MedianFilter/median.cpp:68]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "store i32 %crop_1_2, i32* %crop_1_1" [MedianFilter/median.cpp:61]
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "store i32 %crop_0_2, i32* %crop_0_1" [MedianFilter/median.cpp:61]
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "store i32 %tmp_5, i32* %crop_2_1" [MedianFilter/median.cpp:53]

 <State 4> : 7.69ns
ST_4 : Operation 73 [12/12] (7.68ns)   --->   "%tmp_4 = call fastcc i32 @bubble_sort(i32 %crop_0_0_load, i32 %crop_0_1_load_1, i32 %crop_0_2, i32 %crop_1_0_load, i32 %crop_1_1_load_1, i32 %crop_1_2, i32 %crop_2_0_load, i32 %crop_2_1_load_1, i32 %tmp_5)" [MedianFilter/median.cpp:69]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 5> : 7.69ns
ST_5 : Operation 74 [11/12] (7.68ns)   --->   "%tmp_4 = call fastcc i32 @bubble_sort(i32 %crop_0_0_load, i32 %crop_0_1_load_1, i32 %crop_0_2, i32 %crop_1_0_load, i32 %crop_1_1_load_1, i32 %crop_1_2, i32 %crop_2_0_load, i32 %crop_2_1_load_1, i32 %tmp_5)" [MedianFilter/median.cpp:69]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 7.69ns
ST_6 : Operation 75 [10/12] (7.68ns)   --->   "%tmp_4 = call fastcc i32 @bubble_sort(i32 %crop_0_0_load, i32 %crop_0_1_load_1, i32 %crop_0_2, i32 %crop_1_0_load, i32 %crop_1_1_load_1, i32 %crop_1_2, i32 %crop_2_0_load, i32 %crop_2_1_load_1, i32 %tmp_5)" [MedianFilter/median.cpp:69]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 7.69ns
ST_7 : Operation 76 [9/12] (7.68ns)   --->   "%tmp_4 = call fastcc i32 @bubble_sort(i32 %crop_0_0_load, i32 %crop_0_1_load_1, i32 %crop_0_2, i32 %crop_1_0_load, i32 %crop_1_1_load_1, i32 %crop_1_2, i32 %crop_2_0_load, i32 %crop_2_1_load_1, i32 %tmp_5)" [MedianFilter/median.cpp:69]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 7.69ns
ST_8 : Operation 77 [8/12] (7.68ns)   --->   "%tmp_4 = call fastcc i32 @bubble_sort(i32 %crop_0_0_load, i32 %crop_0_1_load_1, i32 %crop_0_2, i32 %crop_1_0_load, i32 %crop_1_1_load_1, i32 %crop_1_2, i32 %crop_2_0_load, i32 %crop_2_1_load_1, i32 %tmp_5)" [MedianFilter/median.cpp:69]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 9> : 7.69ns
ST_9 : Operation 78 [7/12] (7.68ns)   --->   "%tmp_4 = call fastcc i32 @bubble_sort(i32 %crop_0_0_load, i32 %crop_0_1_load_1, i32 %crop_0_2, i32 %crop_1_0_load, i32 %crop_1_1_load_1, i32 %crop_1_2, i32 %crop_2_0_load, i32 %crop_2_1_load_1, i32 %tmp_5)" [MedianFilter/median.cpp:69]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 10> : 7.69ns
ST_10 : Operation 79 [6/12] (7.68ns)   --->   "%tmp_4 = call fastcc i32 @bubble_sort(i32 %crop_0_0_load, i32 %crop_0_1_load_1, i32 %crop_0_2, i32 %crop_1_0_load, i32 %crop_1_1_load_1, i32 %crop_1_2, i32 %crop_2_0_load, i32 %crop_2_1_load_1, i32 %tmp_5)" [MedianFilter/median.cpp:69]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 11> : 7.69ns
ST_11 : Operation 80 [5/12] (7.68ns)   --->   "%tmp_4 = call fastcc i32 @bubble_sort(i32 %crop_0_0_load, i32 %crop_0_1_load_1, i32 %crop_0_2, i32 %crop_1_0_load, i32 %crop_1_1_load_1, i32 %crop_1_2, i32 %crop_2_0_load, i32 %crop_2_1_load_1, i32 %tmp_5)" [MedianFilter/median.cpp:69]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 12> : 7.69ns
ST_12 : Operation 81 [4/12] (7.68ns)   --->   "%tmp_4 = call fastcc i32 @bubble_sort(i32 %crop_0_0_load, i32 %crop_0_1_load_1, i32 %crop_0_2, i32 %crop_1_0_load, i32 %crop_1_1_load_1, i32 %crop_1_2, i32 %crop_2_0_load, i32 %crop_2_1_load_1, i32 %tmp_5)" [MedianFilter/median.cpp:69]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 13> : 7.69ns
ST_13 : Operation 82 [3/12] (7.68ns)   --->   "%tmp_4 = call fastcc i32 @bubble_sort(i32 %crop_0_0_load, i32 %crop_0_1_load_1, i32 %crop_0_2, i32 %crop_1_0_load, i32 %crop_1_1_load_1, i32 %crop_1_2, i32 %crop_2_0_load, i32 %crop_2_1_load_1, i32 %tmp_5)" [MedianFilter/median.cpp:69]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 14> : 7.69ns
ST_14 : Operation 83 [2/12] (7.68ns)   --->   "%tmp_4 = call fastcc i32 @bubble_sort(i32 %crop_0_0_load, i32 %crop_0_1_load_1, i32 %crop_0_2, i32 %crop_1_0_load, i32 %crop_1_1_load_1, i32 %crop_1_2, i32 %crop_2_0_load, i32 %crop_2_1_load_1, i32 %tmp_5)" [MedianFilter/median.cpp:69]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 15> : 7.48ns
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @filter_rows_filter_c)"
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 360000, i64 360000, i64 360000)"
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str6) nounwind" [MedianFilter/median.cpp:51]
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [MedianFilter/median.cpp:51]
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [MedianFilter/median.cpp:52]
ST_15 : Operation 89 [1/12] (3.84ns)   --->   "%tmp_4 = call fastcc i32 @bubble_sort(i32 %crop_0_0_load, i32 %crop_0_1_load_1, i32 %crop_0_2, i32 %crop_1_0_load, i32 %crop_1_1_load_1, i32 %crop_1_2, i32 %crop_2_0_load, i32 %crop_2_1_load_1, i32 %tmp_5)" [MedianFilter/median.cpp:69]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 90 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V, i32 %tmp_4)" [MedianFilter/median.cpp:71]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "br label %._crit_edge" [MedianFilter/median.cpp:71]
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_9)" [MedianFilter/median.cpp:72]
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "br label %1"

 <State 16> : 0.00ns
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "ret void" [MedianFilter/median.cpp:74]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
crop_2_1            (alloca           ) [ 00111111111111110]
crop_0_0            (alloca           ) [ 00111111111111110]
crop_0_1            (alloca           ) [ 00111111111111110]
crop_2_0            (alloca           ) [ 00111111111111110]
crop_1_0            (alloca           ) [ 00111111111111110]
crop_1_1            (alloca           ) [ 00111111111111110]
StgValue_23         (specinterface    ) [ 00000000000000000]
StgValue_24         (specinterface    ) [ 00000000000000000]
temp_array_0        (alloca           ) [ 00111111111111110]
temp_array_1        (alloca           ) [ 00111111111111110]
StgValue_27         (br               ) [ 01111111111111110]
indvar_flatten      (phi              ) [ 00100000000000000]
i                   (phi              ) [ 00100000000000000]
j                   (phi              ) [ 00100000000000000]
exitcond_flatten    (icmp             ) [ 00111111111111110]
indvar_flatten_next (add              ) [ 01111111111111110]
exitcond            (icmp             ) [ 00000000000000000]
j_mid2              (select           ) [ 00000000000000000]
i_s                 (add              ) [ 00000000000000000]
tmp                 (partselect       ) [ 00000000000000000]
icmp                (icmp             ) [ 00000000000000000]
tmp_1               (partselect       ) [ 00000000000000000]
icmp1               (icmp             ) [ 00000000000000000]
tmp_mid2            (select           ) [ 00000000000000000]
i_mid2              (select           ) [ 01111111111111110]
tmp_8               (zext             ) [ 00000000000000000]
temp_array_0_addr   (getelementptr    ) [ 00110000000000000]
temp_array_1_addr   (getelementptr    ) [ 00110000000000000]
tmp_3               (partselect       ) [ 00000000000000000]
icmp2               (icmp             ) [ 00000000000000000]
or_cond             (and              ) [ 00111111111111110]
StgValue_50         (br               ) [ 00000000000000000]
j_1                 (add              ) [ 01111111111111110]
crop_2_1_load       (load             ) [ 00000000000000000]
crop_0_0_load       (load             ) [ 00101111111111110]
crop_0_1_load       (load             ) [ 00000000000000000]
crop_2_0_load       (load             ) [ 00101111111111110]
crop_1_0_load       (load             ) [ 00101111111111110]
crop_1_1_load       (load             ) [ 00000000000000000]
StgValue_58         (store            ) [ 00000000000000000]
StgValue_59         (store            ) [ 00000000000000000]
StgValue_60         (store            ) [ 00000000000000000]
StgValue_61         (br               ) [ 00000000000000000]
crop_2_1_load_1     (load             ) [ 00101111111111110]
crop_0_1_load_1     (load             ) [ 00101111111111110]
crop_1_1_load_1     (load             ) [ 00101111111111110]
tmp_5               (read             ) [ 00101111111111110]
crop_0_2            (load             ) [ 00101111111111110]
crop_1_2            (load             ) [ 00101111111111110]
StgValue_68         (store            ) [ 00000000000000000]
StgValue_69         (store            ) [ 00000000000000000]
StgValue_70         (store            ) [ 00000000000000000]
StgValue_71         (store            ) [ 00000000000000000]
StgValue_72         (store            ) [ 00000000000000000]
StgValue_84         (specloopname     ) [ 00000000000000000]
empty_12            (speclooptripcount) [ 00000000000000000]
StgValue_86         (specloopname     ) [ 00000000000000000]
tmp_9               (specregionbegin  ) [ 00000000000000000]
StgValue_88         (specpipeline     ) [ 00000000000000000]
tmp_4               (call             ) [ 00000000000000000]
StgValue_90         (write            ) [ 00000000000000000]
StgValue_91         (br               ) [ 00000000000000000]
empty               (specregionend    ) [ 00000000000000000]
StgValue_93         (br               ) [ 01111111111111110]
StgValue_94         (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bubble_sort"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_rows_filter_c"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="crop_2_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crop_2_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="crop_0_0_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crop_0_0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="crop_0_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crop_0_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="crop_2_0_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crop_2_0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="crop_1_0_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crop_1_0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="crop_1_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crop_1_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="temp_array_0_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_array_0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="temp_array_1_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_array_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_5_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="StgValue_90_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_90/15 "/>
</bind>
</comp>

<comp id="133" class="1004" name="temp_array_0_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="10" slack="0"/>
<pin id="137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_array_0_addr/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="10" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="3" bw="10" slack="1"/>
<pin id="156" dir="0" index="4" bw="32" slack="0"/>
<pin id="142" dir="1" index="2" bw="32" slack="0"/>
<pin id="157" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="crop_0_2/2 StgValue_68/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="temp_array_1_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="10" slack="0"/>
<pin id="148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_array_1_addr/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="3" bw="10" slack="1"/>
<pin id="160" dir="0" index="4" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
<pin id="161" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="crop_1_2/2 StgValue_69/3 "/>
</bind>
</comp>

<comp id="163" class="1005" name="indvar_flatten_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="19" slack="1"/>
<pin id="165" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="indvar_flatten_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="19" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="174" class="1005" name="i_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="1"/>
<pin id="176" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="i_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="10" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="j_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="10" slack="1"/>
<pin id="187" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="j_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="10" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_bubble_sort_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="1"/>
<pin id="199" dir="0" index="2" bw="32" slack="1"/>
<pin id="200" dir="0" index="3" bw="32" slack="1"/>
<pin id="201" dir="0" index="4" bw="32" slack="1"/>
<pin id="202" dir="0" index="5" bw="32" slack="1"/>
<pin id="203" dir="0" index="6" bw="32" slack="1"/>
<pin id="204" dir="0" index="7" bw="32" slack="1"/>
<pin id="205" dir="0" index="8" bw="32" slack="1"/>
<pin id="206" dir="0" index="9" bw="32" slack="1"/>
<pin id="207" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="exitcond_flatten_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="19" slack="0"/>
<pin id="212" dir="0" index="1" bw="19" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="indvar_flatten_next_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="19" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="exitcond_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="0" index="1" bw="10" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="j_mid2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="10" slack="0"/>
<pin id="231" dir="0" index="2" bw="10" slack="0"/>
<pin id="232" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="i_s_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="9" slack="0"/>
<pin id="244" dir="0" index="1" bw="10" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="0" index="3" bw="5" slack="0"/>
<pin id="247" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="9" slack="0"/>
<pin id="254" dir="0" index="1" bw="9" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="0"/>
<pin id="260" dir="0" index="1" bw="10" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="0" index="3" bw="5" slack="0"/>
<pin id="263" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="9" slack="0"/>
<pin id="270" dir="0" index="1" bw="9" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_mid2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="i_mid2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="10" slack="0"/>
<pin id="285" dir="0" index="2" bw="10" slack="0"/>
<pin id="286" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_8_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="0"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_3_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="9" slack="0"/>
<pin id="298" dir="0" index="1" bw="10" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="0" index="3" bw="5" slack="0"/>
<pin id="301" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="9" slack="0"/>
<pin id="308" dir="0" index="1" bw="9" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="or_cond_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="j_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="crop_2_1_load_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="2"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crop_2_1_load/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="crop_0_0_load_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="2"/>
<pin id="329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crop_0_0_load/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="crop_0_1_load_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="2"/>
<pin id="332" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crop_0_1_load/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="crop_2_0_load_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="2"/>
<pin id="335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crop_2_0_load/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="crop_1_0_load_load_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="2"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crop_1_0_load/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="crop_1_1_load_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="2"/>
<pin id="341" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crop_1_1_load/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="StgValue_58_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="2"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_58/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="StgValue_59_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="2"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="StgValue_60_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="2"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="crop_2_1_load_1_load_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="2"/>
<pin id="359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crop_2_1_load_1/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="crop_0_1_load_1_load_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="2"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crop_0_1_load_1/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="crop_1_1_load_1_load_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="2"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crop_1_1_load_1/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="StgValue_70_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="2"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_70/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="StgValue_71_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="2"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_71/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="StgValue_72_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="2"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_72/3 "/>
</bind>
</comp>

<comp id="381" class="1005" name="crop_2_1_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="2"/>
<pin id="383" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="crop_2_1 "/>
</bind>
</comp>

<comp id="388" class="1005" name="crop_0_0_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="2"/>
<pin id="390" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="crop_0_0 "/>
</bind>
</comp>

<comp id="394" class="1005" name="crop_0_1_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="2"/>
<pin id="396" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="crop_0_1 "/>
</bind>
</comp>

<comp id="401" class="1005" name="crop_2_0_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="2"/>
<pin id="403" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="crop_2_0 "/>
</bind>
</comp>

<comp id="407" class="1005" name="crop_1_0_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="2"/>
<pin id="409" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="crop_1_0 "/>
</bind>
</comp>

<comp id="413" class="1005" name="crop_1_1_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="2"/>
<pin id="415" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="crop_1_1 "/>
</bind>
</comp>

<comp id="420" class="1005" name="exitcond_flatten_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="424" class="1005" name="indvar_flatten_next_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="19" slack="0"/>
<pin id="426" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="429" class="1005" name="i_mid2_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="10" slack="0"/>
<pin id="431" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="434" class="1005" name="temp_array_0_addr_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="1"/>
<pin id="436" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="temp_array_0_addr "/>
</bind>
</comp>

<comp id="440" class="1005" name="temp_array_1_addr_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="1"/>
<pin id="442" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="temp_array_1_addr "/>
</bind>
</comp>

<comp id="446" class="1005" name="or_cond_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="13"/>
<pin id="448" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="450" class="1005" name="j_1_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="0"/>
<pin id="452" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="455" class="1005" name="crop_0_0_load_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="1"/>
<pin id="457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="crop_0_0_load "/>
</bind>
</comp>

<comp id="460" class="1005" name="crop_2_0_load_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="crop_2_0_load "/>
</bind>
</comp>

<comp id="465" class="1005" name="crop_1_0_load_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="crop_1_0_load "/>
</bind>
</comp>

<comp id="470" class="1005" name="crop_2_1_load_1_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="crop_2_1_load_1 "/>
</bind>
</comp>

<comp id="475" class="1005" name="crop_0_1_load_1_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="crop_0_1_load_1 "/>
</bind>
</comp>

<comp id="480" class="1005" name="crop_1_1_load_1_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="crop_1_1_load_1 "/>
</bind>
</comp>

<comp id="485" class="1005" name="tmp_5_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="490" class="1005" name="crop_0_2_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="1"/>
<pin id="492" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="crop_0_2 "/>
</bind>
</comp>

<comp id="495" class="1005" name="crop_1_2_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="crop_1_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="40" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="40" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="62" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="84" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="60" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="133" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="60" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="144" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="150" pin="2"/><net_sink comp="139" pin=4"/></net>

<net id="162"><net_src comp="120" pin="2"/><net_sink comp="150" pin=4"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="44" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="208"><net_src comp="196" pin="10"/><net_sink comp="126" pin=2"/></net>

<net id="209"><net_src comp="64" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="214"><net_src comp="167" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="46" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="167" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="189" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="50" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="44" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="189" pin="4"/><net_sink comp="228" pin=2"/></net>

<net id="240"><net_src comp="178" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="52" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="54" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="236" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="4" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="56" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="256"><net_src comp="242" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="58" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="54" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="178" pin="4"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="4" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="56" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="272"><net_src comp="258" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="58" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="222" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="252" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="268" pin="2"/><net_sink comp="274" pin=2"/></net>

<net id="287"><net_src comp="222" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="236" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="178" pin="4"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="228" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="302"><net_src comp="54" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="228" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="4" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="56" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="310"><net_src comp="296" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="58" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="274" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="306" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="228" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="52" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="346"><net_src comp="339" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="324" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="330" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="370"><net_src comp="150" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="139" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="120" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="88" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="387"><net_src comp="381" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="391"><net_src comp="92" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="397"><net_src comp="96" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="400"><net_src comp="394" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="404"><net_src comp="100" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="410"><net_src comp="104" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="416"><net_src comp="108" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="419"><net_src comp="413" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="423"><net_src comp="210" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="216" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="432"><net_src comp="282" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="437"><net_src comp="133" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="139" pin=3"/></net>

<net id="443"><net_src comp="144" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="150" pin=3"/></net>

<net id="449"><net_src comp="312" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="318" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="458"><net_src comp="327" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="463"><net_src comp="333" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="196" pin=7"/></net>

<net id="468"><net_src comp="336" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="196" pin=4"/></net>

<net id="473"><net_src comp="357" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="196" pin=8"/></net>

<net id="478"><net_src comp="360" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="483"><net_src comp="363" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="196" pin=5"/></net>

<net id="488"><net_src comp="120" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="196" pin=9"/></net>

<net id="493"><net_src comp="139" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="196" pin=3"/></net>

<net id="498"><net_src comp="150" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="196" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V | {15 }
 - Input state : 
	Port: filter : in_stream_V | {3 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		exitcond : 1
		j_mid2 : 2
		i_s : 1
		tmp : 2
		icmp : 3
		tmp_1 : 1
		icmp1 : 2
		tmp_mid2 : 4
		i_mid2 : 2
		tmp_8 : 3
		temp_array_0_addr : 4
		crop_0_2 : 5
		temp_array_1_addr : 4
		crop_1_2 : 5
		tmp_3 : 3
		icmp2 : 4
		or_cond : 5
		StgValue_50 : 5
		j_1 : 3
	State 3
		StgValue_58 : 1
		StgValue_59 : 1
		StgValue_60 : 1
		StgValue_68 : 1
		StgValue_70 : 1
		StgValue_71 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		StgValue_90 : 1
		empty : 1
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   call   |   grp_bubble_sort_fu_196   |   2432  |   5370  |
|----------|----------------------------|---------|---------|
|          |   exitcond_flatten_fu_210  |    0    |    18   |
|          |       exitcond_fu_222      |    0    |    13   |
|   icmp   |         icmp_fu_252        |    0    |    13   |
|          |        icmp1_fu_268        |    0    |    13   |
|          |        icmp2_fu_306        |    0    |    13   |
|----------|----------------------------|---------|---------|
|          | indvar_flatten_next_fu_216 |    0    |    26   |
|    add   |         i_s_fu_236         |    0    |    17   |
|          |         j_1_fu_318         |    0    |    17   |
|----------|----------------------------|---------|---------|
|          |        j_mid2_fu_228       |    0    |    10   |
|  select  |       tmp_mid2_fu_274      |    0    |    2    |
|          |        i_mid2_fu_282       |    0    |    10   |
|----------|----------------------------|---------|---------|
|    and   |       or_cond_fu_312       |    0    |    8    |
|----------|----------------------------|---------|---------|
|   read   |      tmp_5_read_fu_120     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |  StgValue_90_write_fu_126  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_242         |    0    |    0    |
|partselect|        tmp_1_fu_258        |    0    |    0    |
|          |        tmp_3_fu_296        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |        tmp_8_fu_290        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |   2432  |   5530  |
|----------|----------------------------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|temp_array_0|    2   |    0   |    0   |
|temp_array_1|    2   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    4   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   crop_0_0_load_reg_455   |   32   |
|      crop_0_0_reg_388     |   32   |
|  crop_0_1_load_1_reg_475  |   32   |
|      crop_0_1_reg_394     |   32   |
|      crop_0_2_reg_490     |   32   |
|   crop_1_0_load_reg_465   |   32   |
|      crop_1_0_reg_407     |   32   |
|  crop_1_1_load_1_reg_480  |   32   |
|      crop_1_1_reg_413     |   32   |
|      crop_1_2_reg_495     |   32   |
|   crop_2_0_load_reg_460   |   32   |
|      crop_2_0_reg_401     |   32   |
|  crop_2_1_load_1_reg_470  |   32   |
|      crop_2_1_reg_381     |   32   |
|  exitcond_flatten_reg_420 |    1   |
|       i_mid2_reg_429      |   10   |
|         i_reg_174         |   10   |
|indvar_flatten_next_reg_424|   19   |
|   indvar_flatten_reg_163  |   19   |
|        j_1_reg_450        |   10   |
|         j_reg_185         |   10   |
|      or_cond_reg_446      |    1   |
| temp_array_0_addr_reg_434 |   10   |
| temp_array_1_addr_reg_440 |   10   |
|       tmp_5_reg_485       |   32   |
+---------------------------+--------+
|           Total           |   580  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_139 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_150 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   40   ||  3.538  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |  2432  |  5530  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   580  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    3   |  3012  |  5548  |
+-----------+--------+--------+--------+--------+
