// Seed: 892761043
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input tri0 id_2,
    input wor id_3
);
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    output wire id_2,
    input wire id_3,
    output supply1 id_4,
    input wire id_5,
    input wor id_6,
    input tri id_7,
    input wire id_8,
    output wire id_9
);
  assign id_9 = 1;
  assign id_4 = "" - 1;
  wire id_11, id_12;
  xor (id_0, id_11, id_7, id_3);
  assign id_2 = 1;
  module_0(
      id_5, id_3, id_8, id_5
  );
endmodule
