

================================================================
== Synthesis Summary Report of 'bicg'
================================================================
+ General Information: 
    * Date:           Thu Mar 13 15:17:01 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        bicg
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flga2104-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |            |            |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF     |     LUT    | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |+ bicg                              |     -|  0.13|     4168|  2.084e+04|         -|     4169|     -|        no|  2 (~0%)|  5 (~0%)|  1360 (~0%)|  1966 (~0%)|    -|
    | + bicg_Pipeline_VITIS_LOOP_10_1    |     -|  2.56|       18|     90.000|         -|       18|     -|        no|        -|        -|     8 (~0%)|    45 (~0%)|    -|
    |  o VITIS_LOOP_10_1                 |     -|  3.65|       16|     80.000|         1|        1|    16|       yes|        -|        -|           -|           -|    -|
    | + bicg_Pipeline_VITIS_LOOP_42_6    |     -|  2.25|       18|     90.000|         -|       18|     -|        no|        -|        -|    19 (~0%)|    56 (~0%)|    -|
    |  o VITIS_LOOP_42_6                 |     -|  3.65|       16|     80.000|         2|        1|    16|       yes|        -|        -|           -|           -|    -|
    | o VITIS_LOOP_22_2                  |     -|  3.65|      640|  3.200e+03|        40|        -|    16|        no|        -|        -|           -|           -|    -|
    |  + bicg_Pipeline_VITIS_LOOP_26_3   |     -|  1.25|       18|     90.000|         -|       18|     -|        no|        -|        -|    28 (~0%)|    56 (~0%)|    -|
    |   o VITIS_LOOP_26_3                |     -|  3.65|       16|     80.000|         2|        1|    16|       yes|        -|        -|           -|           -|    -|
    |  + bicg_Pipeline_VITIS_LOOP_26_31  |     -|  1.25|       18|     90.000|         -|       18|     -|        no|        -|        -|    28 (~0%)|    73 (~0%)|    -|
    |   o VITIS_LOOP_26_3                |     -|  3.65|       16|     80.000|         2|        1|    16|       yes|        -|        -|           -|           -|    -|
    | o VITIS_LOOP_33_4                  |     -|  3.65|     3488|  1.744e+04|       109|        -|    32|        no|        -|        -|           -|           -|    -|
    |  + bicg_Pipeline_VITIS_LOOP_34_5   |     -|  0.13|      105|    525.000|         -|      105|     -|        no|        -|  5 (~0%)|  1024 (~0%)|   968 (~0%)|    -|
    |   o VITIS_LOOP_34_5                |    II|  3.65|      103|    515.000|        11|        3|    32|       yes|        -|        -|           -|           -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+----------+
| Interface      | Bitwidth |
+----------------+----------+
| A_address0     | 10       |
| A_address1     | 10       |
| A_q0           | 32       |
| A_q1           | 32       |
| p_address0     | 5        |
| p_q0           | 32       |
| q_out_address0 | 5        |
| q_out_address1 | 5        |
| q_out_d0       | 32       |
| q_out_d1       | 32       |
| r_address0     | 5        |
| r_q0           | 32       |
| s_out_address0 | 5        |
| s_out_address1 | 5        |
| s_out_d0       | 32       |
| s_out_d1       | 32       |
+----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | float*   |
| p        | in        | float*   |
| r        | in        | float*   |
| s_out    | out       | float*   |
| q_out    | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| A        | A_address0     | port    | offset   |
| A        | A_ce0          | port    |          |
| A        | A_q0           | port    |          |
| A        | A_address1     | port    | offset   |
| A        | A_ce1          | port    |          |
| A        | A_q1           | port    |          |
| p        | p_address0     | port    | offset   |
| p        | p_ce0          | port    |          |
| p        | p_q0           | port    |          |
| r        | r_address0     | port    | offset   |
| r        | r_ce0          | port    |          |
| r        | r_q0           | port    |          |
| s_out    | s_out_address0 | port    | offset   |
| s_out    | s_out_ce0      | port    |          |
| s_out    | s_out_we0      | port    |          |
| s_out    | s_out_d0       | port    |          |
| s_out    | s_out_address1 | port    | offset   |
| s_out    | s_out_ce1      | port    |          |
| s_out    | s_out_we1      | port    |          |
| s_out    | s_out_d1       | port    |          |
| q_out    | q_out_address0 | port    | offset   |
| q_out    | q_out_ce0      | port    |          |
| q_out    | q_out_we0      | port    |          |
| q_out    | q_out_d0       | port    |          |
| q_out    | q_out_address1 | port    | offset   |
| q_out    | q_out_ce1      | port    |          |
| q_out    | q_out_we1      | port    |          |
| q_out    | q_out_d1       | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                  | DSP | Pragma | Variable | Op   | Impl    | Latency |
+---------------------------------------+-----+--------+----------+------+---------+---------+
| + bicg                                | 5   |        |          |      |         |         |
|   add_ln22_fu_273_p2                  | -   |        | add_ln22 | add  | fabric  | 0       |
|   add_ln33_fu_343_p2                  | -   |        | add_ln33 | add  | fabric  | 0       |
|  + bicg_Pipeline_VITIS_LOOP_10_1      | 0   |        |          |      |         |         |
|    add_ln10_fu_132_p2                 | -   |        | add_ln10 | add  | fabric  | 0       |
|  + bicg_Pipeline_VITIS_LOOP_26_3      | 0   |        |          |      |         |         |
|    add_ln26_fu_174_p2                 | -   |        | add_ln26 | add  | fabric  | 0       |
|  + bicg_Pipeline_VITIS_LOOP_26_31     | 0   |        |          |      |         |         |
|    add_ln28_fu_136_p2                 | -   |        | add_ln28 | add  | fabric  | 0       |
|    add_ln26_fu_170_p2                 | -   |        | add_ln26 | add  | fabric  | 0       |
|  + bicg_Pipeline_VITIS_LOOP_42_6      | 0   |        |          |      |         |         |
|    add_ln42_fu_186_p2                 | -   |        | add_ln42 | add  | fabric  | 0       |
|  + bicg_Pipeline_VITIS_LOOP_34_5      | 5   |        |          |      |         |         |
|    add_ln34_fu_166_p2                 | -   |        | add_ln34 | add  | fabric  | 0       |
|    add_ln36_fu_182_p2                 | -   |        | add_ln36 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U12  | 3   |        | mul      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U10 | 2   |        | add      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U12  | 3   |        | mul1     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_4_no_dsp_1_U11   | -   |        | add1     | fadd | fabric  | 3       |
+---------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------+------+------+--------+----------+---------+------+---------+
| Name      | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-----------+------+------+--------+----------+---------+------+---------+
| + bicg    | 2    | 0    |        |          |         |      |         |
|   q_U     | -    | -    |        | q        | ram_t2p | auto | 1       |
|   s_U     | -    | -    |        | s        | ram_t2p | auto | 1       |
|   A_buf_U | 2    | -    |        | A_buf    | ram_t2p | auto | 1       |
|   p_buf_U | -    | -    |        | p_buf    | ram_1p  | auto | 1       |
|   r_buf_U | -    | -    |        | r_buf    | ram_1p  | auto | 1       |
+-----------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+----------+-------------------------------------------+
| Type     | Options  | Location                                  |
+----------+----------+-------------------------------------------+
| unroll   | factor=2 | ../bicg/generate/bicg/bicg.cpp:11 in bicg |
| unroll   | factor=2 | ../bicg/generate/bicg/bicg.cpp:23 in bicg |
| unroll   | factor=2 | ../bicg/generate/bicg/bicg.cpp:27 in bicg |
| pipeline | II=1     | ../bicg/generate/bicg/bicg.cpp:35 in bicg |
| unroll   | factor=2 | ../bicg/generate/bicg/bicg.cpp:43 in bicg |
+----------+----------+-------------------------------------------+


