Classic Timing Analyzer report for TrafficLightsControl
Sat Oct 10 01:43:25 2020
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                           ; To                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 18.520 ns                        ; counter:maincounter|cnt_tmp[1] ; TS[0]                          ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 114.53 MHz ( period = 8.731 ns ) ; counter:maincounter|cnt_tmp[5] ; counter:maincounter|cnt_tmp[5] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                ;                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                            ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 114.53 MHz ( period = 8.731 ns )               ; counter:maincounter|cnt_tmp[5]  ; counter:maincounter|cnt_tmp[3]  ; clk        ; clk      ; None                        ; None                      ; 8.022 ns                ;
; N/A   ; 114.53 MHz ( period = 8.731 ns )               ; counter:maincounter|cnt_tmp[5]  ; counter:maincounter|cnt_tmp[2]  ; clk        ; clk      ; None                        ; None                      ; 8.022 ns                ;
; N/A   ; 114.53 MHz ( period = 8.731 ns )               ; counter:maincounter|cnt_tmp[5]  ; counter:maincounter|cnt_tmp[1]  ; clk        ; clk      ; None                        ; None                      ; 8.022 ns                ;
; N/A   ; 114.53 MHz ( period = 8.731 ns )               ; counter:maincounter|cnt_tmp[5]  ; counter:maincounter|cnt_tmp[0]  ; clk        ; clk      ; None                        ; None                      ; 8.022 ns                ;
; N/A   ; 114.53 MHz ( period = 8.731 ns )               ; counter:maincounter|cnt_tmp[5]  ; counter:maincounter|cnt_tmp[4]  ; clk        ; clk      ; None                        ; None                      ; 8.022 ns                ;
; N/A   ; 114.53 MHz ( period = 8.731 ns )               ; counter:maincounter|cnt_tmp[5]  ; counter:maincounter|cnt_tmp[5]  ; clk        ; clk      ; None                        ; None                      ; 8.022 ns                ;
; N/A   ; 117.16 MHz ( period = 8.535 ns )               ; counter:maincounter|cnt_tmp[1]  ; counter:maincounter|cnt_tmp[3]  ; clk        ; clk      ; None                        ; None                      ; 7.826 ns                ;
; N/A   ; 117.16 MHz ( period = 8.535 ns )               ; counter:maincounter|cnt_tmp[1]  ; counter:maincounter|cnt_tmp[2]  ; clk        ; clk      ; None                        ; None                      ; 7.826 ns                ;
; N/A   ; 117.16 MHz ( period = 8.535 ns )               ; counter:maincounter|cnt_tmp[1]  ; counter:maincounter|cnt_tmp[1]  ; clk        ; clk      ; None                        ; None                      ; 7.826 ns                ;
; N/A   ; 117.16 MHz ( period = 8.535 ns )               ; counter:maincounter|cnt_tmp[1]  ; counter:maincounter|cnt_tmp[0]  ; clk        ; clk      ; None                        ; None                      ; 7.826 ns                ;
; N/A   ; 117.16 MHz ( period = 8.535 ns )               ; counter:maincounter|cnt_tmp[1]  ; counter:maincounter|cnt_tmp[4]  ; clk        ; clk      ; None                        ; None                      ; 7.826 ns                ;
; N/A   ; 117.16 MHz ( period = 8.535 ns )               ; counter:maincounter|cnt_tmp[1]  ; counter:maincounter|cnt_tmp[5]  ; clk        ; clk      ; None                        ; None                      ; 7.826 ns                ;
; N/A   ; 119.02 MHz ( period = 8.402 ns )               ; counter:maincounter|cnt_tmp[4]  ; counter:maincounter|cnt_tmp[3]  ; clk        ; clk      ; None                        ; None                      ; 7.693 ns                ;
; N/A   ; 119.02 MHz ( period = 8.402 ns )               ; counter:maincounter|cnt_tmp[4]  ; counter:maincounter|cnt_tmp[2]  ; clk        ; clk      ; None                        ; None                      ; 7.693 ns                ;
; N/A   ; 119.02 MHz ( period = 8.402 ns )               ; counter:maincounter|cnt_tmp[4]  ; counter:maincounter|cnt_tmp[1]  ; clk        ; clk      ; None                        ; None                      ; 7.693 ns                ;
; N/A   ; 119.02 MHz ( period = 8.402 ns )               ; counter:maincounter|cnt_tmp[4]  ; counter:maincounter|cnt_tmp[0]  ; clk        ; clk      ; None                        ; None                      ; 7.693 ns                ;
; N/A   ; 119.02 MHz ( period = 8.402 ns )               ; counter:maincounter|cnt_tmp[4]  ; counter:maincounter|cnt_tmp[4]  ; clk        ; clk      ; None                        ; None                      ; 7.693 ns                ;
; N/A   ; 119.02 MHz ( period = 8.402 ns )               ; counter:maincounter|cnt_tmp[4]  ; counter:maincounter|cnt_tmp[5]  ; clk        ; clk      ; None                        ; None                      ; 7.693 ns                ;
; N/A   ; 120.26 MHz ( period = 8.315 ns )               ; counter:maincounter|cnt_tmp[3]  ; counter:maincounter|cnt_tmp[3]  ; clk        ; clk      ; None                        ; None                      ; 7.606 ns                ;
; N/A   ; 120.26 MHz ( period = 8.315 ns )               ; counter:maincounter|cnt_tmp[3]  ; counter:maincounter|cnt_tmp[2]  ; clk        ; clk      ; None                        ; None                      ; 7.606 ns                ;
; N/A   ; 120.26 MHz ( period = 8.315 ns )               ; counter:maincounter|cnt_tmp[3]  ; counter:maincounter|cnt_tmp[1]  ; clk        ; clk      ; None                        ; None                      ; 7.606 ns                ;
; N/A   ; 120.26 MHz ( period = 8.315 ns )               ; counter:maincounter|cnt_tmp[3]  ; counter:maincounter|cnt_tmp[0]  ; clk        ; clk      ; None                        ; None                      ; 7.606 ns                ;
; N/A   ; 120.26 MHz ( period = 8.315 ns )               ; counter:maincounter|cnt_tmp[3]  ; counter:maincounter|cnt_tmp[4]  ; clk        ; clk      ; None                        ; None                      ; 7.606 ns                ;
; N/A   ; 120.26 MHz ( period = 8.315 ns )               ; counter:maincounter|cnt_tmp[3]  ; counter:maincounter|cnt_tmp[5]  ; clk        ; clk      ; None                        ; None                      ; 7.606 ns                ;
; N/A   ; 122.85 MHz ( period = 8.140 ns )               ; counter:maincounter|cnt_tmp[0]  ; counter:maincounter|cnt_tmp[3]  ; clk        ; clk      ; None                        ; None                      ; 7.431 ns                ;
; N/A   ; 122.85 MHz ( period = 8.140 ns )               ; counter:maincounter|cnt_tmp[0]  ; counter:maincounter|cnt_tmp[2]  ; clk        ; clk      ; None                        ; None                      ; 7.431 ns                ;
; N/A   ; 122.85 MHz ( period = 8.140 ns )               ; counter:maincounter|cnt_tmp[0]  ; counter:maincounter|cnt_tmp[1]  ; clk        ; clk      ; None                        ; None                      ; 7.431 ns                ;
; N/A   ; 122.85 MHz ( period = 8.140 ns )               ; counter:maincounter|cnt_tmp[0]  ; counter:maincounter|cnt_tmp[0]  ; clk        ; clk      ; None                        ; None                      ; 7.431 ns                ;
; N/A   ; 122.85 MHz ( period = 8.140 ns )               ; counter:maincounter|cnt_tmp[0]  ; counter:maincounter|cnt_tmp[4]  ; clk        ; clk      ; None                        ; None                      ; 7.431 ns                ;
; N/A   ; 122.85 MHz ( period = 8.140 ns )               ; counter:maincounter|cnt_tmp[0]  ; counter:maincounter|cnt_tmp[5]  ; clk        ; clk      ; None                        ; None                      ; 7.431 ns                ;
; N/A   ; 128.22 MHz ( period = 7.799 ns )               ; counter:maincounter|cnt_tmp[2]  ; counter:maincounter|cnt_tmp[3]  ; clk        ; clk      ; None                        ; None                      ; 7.090 ns                ;
; N/A   ; 128.22 MHz ( period = 7.799 ns )               ; counter:maincounter|cnt_tmp[2]  ; counter:maincounter|cnt_tmp[2]  ; clk        ; clk      ; None                        ; None                      ; 7.090 ns                ;
; N/A   ; 128.22 MHz ( period = 7.799 ns )               ; counter:maincounter|cnt_tmp[2]  ; counter:maincounter|cnt_tmp[1]  ; clk        ; clk      ; None                        ; None                      ; 7.090 ns                ;
; N/A   ; 128.22 MHz ( period = 7.799 ns )               ; counter:maincounter|cnt_tmp[2]  ; counter:maincounter|cnt_tmp[0]  ; clk        ; clk      ; None                        ; None                      ; 7.090 ns                ;
; N/A   ; 128.22 MHz ( period = 7.799 ns )               ; counter:maincounter|cnt_tmp[2]  ; counter:maincounter|cnt_tmp[4]  ; clk        ; clk      ; None                        ; None                      ; 7.090 ns                ;
; N/A   ; 128.22 MHz ( period = 7.799 ns )               ; counter:maincounter|cnt_tmp[2]  ; counter:maincounter|cnt_tmp[5]  ; clk        ; clk      ; None                        ; None                      ; 7.090 ns                ;
; N/A   ; 155.79 MHz ( period = 6.419 ns )               ; crossover1000:crossover|c[1]    ; crossover1000:crossover|c[6]    ; clk        ; clk      ; None                        ; None                      ; 5.710 ns                ;
; N/A   ; 158.23 MHz ( period = 6.320 ns )               ; crossover1000:crossover|c[0]    ; crossover1000:crossover|c[6]    ; clk        ; clk      ; None                        ; None                      ; 5.611 ns                ;
; N/A   ; 160.08 MHz ( period = 6.247 ns )               ; crossover1000:crossover|c[1]    ; crossover1000:crossover|c[5]    ; clk        ; clk      ; None                        ; None                      ; 5.538 ns                ;
; N/A   ; 161.45 MHz ( period = 6.194 ns )               ; crossover1000:crossover|c[1]    ; crossover1000:crossover|c[7]    ; clk        ; clk      ; None                        ; None                      ; 5.485 ns                ;
; N/A   ; 162.07 MHz ( period = 6.170 ns )               ; crossover1000:crossover|c[3]    ; crossover1000:crossover|c[6]    ; clk        ; clk      ; None                        ; None                      ; 5.461 ns                ;
; N/A   ; 162.65 MHz ( period = 6.148 ns )               ; crossover1000:crossover|c[0]    ; crossover1000:crossover|c[5]    ; clk        ; clk      ; None                        ; None                      ; 5.439 ns                ;
; N/A   ; 164.07 MHz ( period = 6.095 ns )               ; crossover1000:crossover|c[0]    ; crossover1000:crossover|c[7]    ; clk        ; clk      ; None                        ; None                      ; 5.386 ns                ;
; N/A   ; 164.55 MHz ( period = 6.077 ns )               ; crossover1000:crossover|c[2]    ; crossover1000:crossover|c[6]    ; clk        ; clk      ; None                        ; None                      ; 5.368 ns                ;
; N/A   ; 166.56 MHz ( period = 6.004 ns )               ; crossover1000:crossover|c[4]    ; crossover1000:crossover|c[6]    ; clk        ; clk      ; None                        ; None                      ; 5.295 ns                ;
; N/A   ; 166.72 MHz ( period = 5.998 ns )               ; crossover1000:crossover|c[3]    ; crossover1000:crossover|c[5]    ; clk        ; clk      ; None                        ; None                      ; 5.289 ns                ;
; N/A   ; 168.21 MHz ( period = 5.945 ns )               ; crossover1000:crossover|c[3]    ; crossover1000:crossover|c[7]    ; clk        ; clk      ; None                        ; None                      ; 5.236 ns                ;
; N/A   ; 169.35 MHz ( period = 5.905 ns )               ; crossover1000:crossover|c[2]    ; crossover1000:crossover|c[5]    ; clk        ; clk      ; None                        ; None                      ; 5.196 ns                ;
; N/A   ; 169.75 MHz ( period = 5.891 ns )               ; crossover1000:crossover|c[8]    ; crossover1000:crossover|c[5]    ; clk        ; clk      ; None                        ; None                      ; 5.182 ns                ;
; N/A   ; 169.84 MHz ( period = 5.888 ns )               ; crossover1000:crossover|c[8]    ; crossover1000:crossover|c[4]    ; clk        ; clk      ; None                        ; None                      ; 5.179 ns                ;
; N/A   ; 170.07 MHz ( period = 5.880 ns )               ; crossover1000:crossover|c[8]    ; crossover1000:crossover|c[7]    ; clk        ; clk      ; None                        ; None                      ; 5.171 ns                ;
; N/A   ; 170.88 MHz ( period = 5.852 ns )               ; crossover1000:crossover|c[2]    ; crossover1000:crossover|c[7]    ; clk        ; clk      ; None                        ; None                      ; 5.143 ns                ;
; N/A   ; 170.97 MHz ( period = 5.849 ns )               ; crossover1000:crossover|c[2]    ; crossover1000:crossover|c[8]    ; clk        ; clk      ; None                        ; None                      ; 5.140 ns                ;
; N/A   ; 171.47 MHz ( period = 5.832 ns )               ; crossover1000:crossover|c[4]    ; crossover1000:crossover|c[5]    ; clk        ; clk      ; None                        ; None                      ; 5.123 ns                ;
; N/A   ; 173.04 MHz ( period = 5.779 ns )               ; crossover1000:crossover|c[4]    ; crossover1000:crossover|c[7]    ; clk        ; clk      ; None                        ; None                      ; 5.070 ns                ;
; N/A   ; 173.31 MHz ( period = 5.770 ns )               ; crossover1000:crossover|c[1]    ; crossover1000:crossover|c[2]    ; clk        ; clk      ; None                        ; None                      ; 5.061 ns                ;
; N/A   ; 173.43 MHz ( period = 5.766 ns )               ; crossover1000:crossover|c[1]    ; crossover1000:crossover|c[4]    ; clk        ; clk      ; None                        ; None                      ; 5.057 ns                ;
; N/A   ; 175.04 MHz ( period = 5.713 ns )               ; crossover1000:crossover|c[7]    ; crossover1000:crossover|c[5]    ; clk        ; clk      ; None                        ; None                      ; 5.004 ns                ;
; N/A   ; 175.13 MHz ( period = 5.710 ns )               ; crossover1000:crossover|c[7]    ; crossover1000:crossover|c[4]    ; clk        ; clk      ; None                        ; None                      ; 5.001 ns                ;
; N/A   ; 175.35 MHz ( period = 5.703 ns )               ; crossover1000:crossover|c[0]    ; crossover1000:crossover|c[1]    ; clk        ; clk      ; None                        ; None                      ; 4.994 ns                ;
; N/A   ; 175.38 MHz ( period = 5.702 ns )               ; crossover1000:crossover|c[7]    ; crossover1000:crossover|c[7]    ; clk        ; clk      ; None                        ; None                      ; 4.993 ns                ;
; N/A   ; 176.34 MHz ( period = 5.671 ns )               ; crossover1000:crossover|c[0]    ; crossover1000:crossover|c[2]    ; clk        ; clk      ; None                        ; None                      ; 4.962 ns                ;
; N/A   ; 176.46 MHz ( period = 5.667 ns )               ; crossover1000:crossover|c[0]    ; crossover1000:crossover|c[4]    ; clk        ; clk      ; None                        ; None                      ; 4.958 ns                ;
; N/A   ; 178.54 MHz ( period = 5.601 ns )               ; crossover1000:crossover|c[5]    ; crossover1000:crossover|c[5]    ; clk        ; clk      ; None                        ; None                      ; 4.892 ns                ;
; N/A   ; 178.64 MHz ( period = 5.598 ns )               ; crossover1000:crossover|c[5]    ; crossover1000:crossover|c[4]    ; clk        ; clk      ; None                        ; None                      ; 4.889 ns                ;
; N/A   ; 178.89 MHz ( period = 5.590 ns )               ; crossover1000:crossover|c[5]    ; crossover1000:crossover|c[7]    ; clk        ; clk      ; None                        ; None                      ; 4.881 ns                ;
; N/A   ; 180.67 MHz ( period = 5.535 ns )               ; crossover1000:crossover|c[5]    ; crossover1000:crossover|c[6]    ; clk        ; clk      ; None                        ; None                      ; 4.826 ns                ;
; N/A   ; 181.26 MHz ( period = 5.517 ns )               ; crossover1000:crossover|c[3]    ; crossover1000:crossover|c[4]    ; clk        ; clk      ; None                        ; None                      ; 4.808 ns                ;
; N/A   ; 182.05 MHz ( period = 5.493 ns )               ; crossover1000:crossover|c[2]    ; crossover1000:crossover|clk_tmp ; clk        ; clk      ; None                        ; None                      ; 4.784 ns                ;
; N/A   ; 182.32 MHz ( period = 5.485 ns )               ; crossover1000:crossover|c[2]    ; crossover1000:crossover|c[2]    ; clk        ; clk      ; None                        ; None                      ; 4.776 ns                ;
; N/A   ; 183.79 MHz ( period = 5.441 ns )               ; crossover1000:crossover|c[6]    ; crossover1000:crossover|c[5]    ; clk        ; clk      ; None                        ; None                      ; 4.732 ns                ;
; N/A   ; 183.89 MHz ( period = 5.438 ns )               ; crossover1000:crossover|c[6]    ; crossover1000:crossover|c[4]    ; clk        ; clk      ; None                        ; None                      ; 4.729 ns                ;
; N/A   ; 184.16 MHz ( period = 5.430 ns )               ; crossover1000:crossover|c[6]    ; crossover1000:crossover|c[7]    ; clk        ; clk      ; None                        ; None                      ; 4.721 ns                ;
; N/A   ; 184.37 MHz ( period = 5.424 ns )               ; crossover1000:crossover|c[2]    ; crossover1000:crossover|c[4]    ; clk        ; clk      ; None                        ; None                      ; 4.715 ns                ;
; N/A   ; 184.57 MHz ( period = 5.418 ns )               ; crossover1000:crossover|c[8]    ; crossover1000:crossover|c[2]    ; clk        ; clk      ; None                        ; None                      ; 4.709 ns                ;
; N/A   ; 184.67 MHz ( period = 5.415 ns )               ; crossover1000:crossover|c[8]    ; crossover1000:crossover|clk_tmp ; clk        ; clk      ; None                        ; None                      ; 4.706 ns                ;
; N/A   ; 184.95 MHz ( period = 5.407 ns )               ; crossover1000:crossover|c[8]    ; crossover1000:crossover|c[6]    ; clk        ; clk      ; None                        ; None                      ; 4.698 ns                ;
; N/A   ; 187.02 MHz ( period = 5.347 ns )               ; crossover1000:crossover|c[1]    ; crossover1000:crossover|c[3]    ; clk        ; clk      ; None                        ; None                      ; 4.638 ns                ;
; N/A   ; 187.76 MHz ( period = 5.326 ns )               ; crossover1000:crossover|c[1]    ; crossover1000:crossover|c[8]    ; clk        ; clk      ; None                        ; None                      ; 4.617 ns                ;
; N/A   ; 189.83 MHz ( period = 5.268 ns )               ; crossover1000:crossover|c[8]    ; crossover1000:crossover|c[8]    ; clk        ; clk      ; None                        ; None                      ; 4.559 ns                ;
; N/A   ; 190.55 MHz ( period = 5.248 ns )               ; crossover1000:crossover|c[0]    ; crossover1000:crossover|c[3]    ; clk        ; clk      ; None                        ; None                      ; 4.539 ns                ;
; N/A   ; 190.84 MHz ( period = 5.240 ns )               ; crossover1000:crossover|c[7]    ; crossover1000:crossover|c[2]    ; clk        ; clk      ; None                        ; None                      ; 4.531 ns                ;
; N/A   ; 190.95 MHz ( period = 5.237 ns )               ; crossover1000:crossover|c[7]    ; crossover1000:crossover|clk_tmp ; clk        ; clk      ; None                        ; None                      ; 4.528 ns                ;
; N/A   ; 191.24 MHz ( period = 5.229 ns )               ; crossover1000:crossover|c[7]    ; crossover1000:crossover|c[6]    ; clk        ; clk      ; None                        ; None                      ; 4.520 ns                ;
; N/A   ; 191.31 MHz ( period = 5.227 ns )               ; crossover1000:crossover|c[0]    ; crossover1000:crossover|c[8]    ; clk        ; clk      ; None                        ; None                      ; 4.518 ns                ;
; N/A   ; 191.94 MHz ( period = 5.210 ns )               ; crossover1000:crossover|c[3]    ; crossover1000:crossover|c[8]    ; clk        ; clk      ; None                        ; None                      ; 4.501 ns                ;
; N/A   ; 195.01 MHz ( period = 5.128 ns )               ; crossover1000:crossover|c[5]    ; crossover1000:crossover|c[2]    ; clk        ; clk      ; None                        ; None                      ; 4.419 ns                ;
; N/A   ; 195.12 MHz ( period = 5.125 ns )               ; crossover1000:crossover|c[5]    ; crossover1000:crossover|clk_tmp ; clk        ; clk      ; None                        ; None                      ; 4.416 ns                ;
; N/A   ; 195.20 MHz ( period = 5.123 ns )               ; crossover1000:crossover|c[7]    ; crossover1000:crossover|c[8]    ; clk        ; clk      ; None                        ; None                      ; 4.414 ns                ;
; N/A   ; 198.18 MHz ( period = 5.046 ns )               ; crossover1000:crossover|c[1]    ; crossover1000:crossover|c[1]    ; clk        ; clk      ; None                        ; None                      ; 4.337 ns                ;
; N/A   ; 199.80 MHz ( period = 5.005 ns )               ; crossover1000:crossover|c[2]    ; crossover1000:crossover|c[3]    ; clk        ; clk      ; None                        ; None                      ; 4.296 ns                ;
; N/A   ; 200.88 MHz ( period = 4.978 ns )               ; crossover1000:crossover|c[5]    ; crossover1000:crossover|c[8]    ; clk        ; clk      ; None                        ; None                      ; 4.269 ns                ;
; N/A   ; 201.29 MHz ( period = 4.968 ns )               ; crossover1000:crossover|c[6]    ; crossover1000:crossover|c[2]    ; clk        ; clk      ; None                        ; None                      ; 4.259 ns                ;
; N/A   ; 201.41 MHz ( period = 4.965 ns )               ; crossover1000:crossover|c[6]    ; crossover1000:crossover|clk_tmp ; clk        ; clk      ; None                        ; None                      ; 4.256 ns                ;
; N/A   ; 201.73 MHz ( period = 4.957 ns )               ; crossover1000:crossover|c[6]    ; crossover1000:crossover|c[6]    ; clk        ; clk      ; None                        ; None                      ; 4.248 ns                ;
; N/A   ; 203.62 MHz ( period = 4.911 ns )               ; crossover1000:crossover|c[4]    ; crossover1000:crossover|c[8]    ; clk        ; clk      ; None                        ; None                      ; 4.202 ns                ;
; N/A   ; 206.02 MHz ( period = 4.854 ns )               ; crossover1000:crossover|c[3]    ; crossover1000:crossover|clk_tmp ; clk        ; clk      ; None                        ; None                      ; 4.145 ns                ;
; N/A   ; 206.36 MHz ( period = 4.846 ns )               ; crossover1000:crossover|c[3]    ; crossover1000:crossover|c[2]    ; clk        ; clk      ; None                        ; None                      ; 4.137 ns                ;
; N/A   ; 207.56 MHz ( period = 4.818 ns )               ; crossover1000:crossover|c[6]    ; crossover1000:crossover|c[8]    ; clk        ; clk      ; None                        ; None                      ; 4.109 ns                ;
; N/A   ; 215.80 MHz ( period = 4.634 ns )               ; crossover1000:crossover|c[4]    ; crossover1000:crossover|c[4]    ; clk        ; clk      ; None                        ; None                      ; 3.925 ns                ;
; N/A   ; 230.31 MHz ( period = 4.342 ns )               ; crossover1000:crossover|c[3]    ; crossover1000:crossover|c[3]    ; clk        ; clk      ; None                        ; None                      ; 3.633 ns                ;
; N/A   ; 232.02 MHz ( period = 4.310 ns )               ; crossover1000:crossover|c[4]    ; crossover1000:crossover|clk_tmp ; clk        ; clk      ; None                        ; None                      ; 3.601 ns                ;
; N/A   ; 232.45 MHz ( period = 4.302 ns )               ; crossover1000:crossover|c[4]    ; crossover1000:crossover|c[2]    ; clk        ; clk      ; None                        ; None                      ; 3.593 ns                ;
; N/A   ; 238.61 MHz ( period = 4.191 ns )               ; crossover1000:crossover|c[0]    ; crossover1000:crossover|c[0]    ; clk        ; clk      ; None                        ; None                      ; 3.482 ns                ;
; N/A   ; 259.88 MHz ( period = 3.848 ns )               ; crossover1000:crossover|c[0]    ; crossover1000:crossover|clk_tmp ; clk        ; clk      ; None                        ; None                      ; 3.139 ns                ;
; N/A   ; 262.47 MHz ( period = 3.810 ns )               ; crossover1000:crossover|c[1]    ; crossover1000:crossover|clk_tmp ; clk        ; clk      ; None                        ; None                      ; 3.101 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; crossover1000:crossover|clk_tmp ; crossover1000:crossover|clk_tmp ; clk        ; clk      ; None                        ; None                      ; 2.147 ns                ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------+
; tco                                                                                     ;
+-------+--------------+------------+--------------------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From                           ; To    ; From Clock ;
+-------+--------------+------------+--------------------------------+-------+------------+
; N/A   ; None         ; 18.520 ns  ; counter:maincounter|cnt_tmp[1] ; TS[0] ; clk        ;
; N/A   ; None         ; 18.465 ns  ; counter:maincounter|cnt_tmp[5] ; TS[0] ; clk        ;
; N/A   ; None         ; 18.279 ns  ; counter:maincounter|cnt_tmp[0] ; TS[0] ; clk        ;
; N/A   ; None         ; 17.811 ns  ; counter:maincounter|cnt_tmp[4] ; TS[2] ; clk        ;
; N/A   ; None         ; 17.777 ns  ; counter:maincounter|cnt_tmp[3] ; TS[1] ; clk        ;
; N/A   ; None         ; 17.752 ns  ; counter:maincounter|cnt_tmp[2] ; TS[0] ; clk        ;
; N/A   ; None         ; 17.619 ns  ; counter:maincounter|cnt_tmp[5] ; TS[2] ; clk        ;
; N/A   ; None         ; 17.565 ns  ; counter:maincounter|cnt_tmp[4] ; TS[1] ; clk        ;
; N/A   ; None         ; 17.384 ns  ; counter:maincounter|cnt_tmp[3] ; TS[0] ; clk        ;
; N/A   ; None         ; 17.245 ns  ; counter:maincounter|cnt_tmp[3] ; TS[2] ; clk        ;
; N/A   ; None         ; 17.232 ns  ; counter:maincounter|cnt_tmp[5] ; TS[1] ; clk        ;
; N/A   ; None         ; 17.184 ns  ; counter:maincounter|cnt_tmp[4] ; TS[0] ; clk        ;
; N/A   ; None         ; 16.860 ns  ; counter:maincounter|cnt_tmp[2] ; TS[1] ; clk        ;
; N/A   ; None         ; 16.605 ns  ; counter:maincounter|cnt_tmp[3] ; CS[3] ; clk        ;
; N/A   ; None         ; 16.129 ns  ; counter:maincounter|cnt_tmp[0] ; CS[0] ; clk        ;
; N/A   ; None         ; 16.121 ns  ; counter:maincounter|cnt_tmp[5] ; CS[5] ; clk        ;
; N/A   ; None         ; 15.607 ns  ; counter:maincounter|cnt_tmp[1] ; CS[1] ; clk        ;
; N/A   ; None         ; 15.450 ns  ; counter:maincounter|cnt_tmp[4] ; CS[4] ; clk        ;
; N/A   ; None         ; 15.397 ns  ; counter:maincounter|cnt_tmp[2] ; CS[2] ; clk        ;
+-------+--------------+------------+--------------------------------+-------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Sat Oct 10 01:43:25 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TrafficLightsControl -c TrafficLightsControl
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "crossover1000:crossover|clk_tmp" as buffer
Info: Clock "clk" has Internal fmax of 114.53 MHz between source register "counter:maincounter|cnt_tmp[5]" and destination register "counter:maincounter|cnt_tmp[3]" (period= 8.731 ns)
    Info: + Longest register to register delay is 8.022 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y10_N6; Fanout = 7; REG Node = 'counter:maincounter|cnt_tmp[5]'
        Info: 2: + IC(2.558 ns) + CELL(0.740 ns) = 3.298 ns; Loc. = LC_X3_Y9_N4; Fanout = 1; COMB Node = 'counter:maincounter|P1~0'
        Info: 3: + IC(0.534 ns) + CELL(0.200 ns) = 4.032 ns; Loc. = LC_X3_Y9_N5; Fanout = 6; COMB Node = 'counter:maincounter|P1~1'
        Info: 4: + IC(2.230 ns) + CELL(1.760 ns) = 8.022 ns; Loc. = LC_X7_Y10_N4; Fanout = 7; REG Node = 'counter:maincounter|cnt_tmp[3]'
        Info: Total cell delay = 2.700 ns ( 33.66 % )
        Info: Total interconnect delay = 5.322 ns ( 66.34 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 10.025 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y8_N9; Fanout = 7; REG Node = 'crossover1000:crossover|clk_tmp'
            Info: 3: + IC(4.912 ns) + CELL(0.918 ns) = 10.025 ns; Loc. = LC_X7_Y10_N4; Fanout = 7; REG Node = 'counter:maincounter|cnt_tmp[3]'
            Info: Total cell delay = 3.375 ns ( 33.67 % )
            Info: Total interconnect delay = 6.650 ns ( 66.33 % )
        Info: - Longest clock path from clock "clk" to source register is 10.025 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y8_N9; Fanout = 7; REG Node = 'crossover1000:crossover|clk_tmp'
            Info: 3: + IC(4.912 ns) + CELL(0.918 ns) = 10.025 ns; Loc. = LC_X7_Y10_N6; Fanout = 7; REG Node = 'counter:maincounter|cnt_tmp[5]'
            Info: Total cell delay = 3.375 ns ( 33.67 % )
            Info: Total interconnect delay = 6.650 ns ( 66.33 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tco from clock "clk" to destination pin "TS[0]" through register "counter:maincounter|cnt_tmp[1]" is 18.520 ns
    Info: + Longest clock path from clock "clk" to source register is 10.025 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y8_N9; Fanout = 7; REG Node = 'crossover1000:crossover|clk_tmp'
        Info: 3: + IC(4.912 ns) + CELL(0.918 ns) = 10.025 ns; Loc. = LC_X7_Y10_N2; Fanout = 7; REG Node = 'counter:maincounter|cnt_tmp[1]'
        Info: Total cell delay = 3.375 ns ( 33.67 % )
        Info: Total interconnect delay = 6.650 ns ( 66.33 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 8.119 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y10_N2; Fanout = 7; REG Node = 'counter:maincounter|cnt_tmp[1]'
        Info: 2: + IC(1.406 ns) + CELL(0.511 ns) = 1.917 ns; Loc. = LC_X7_Y10_N7; Fanout = 1; COMB Node = 'counter:maincounter|TrafficState[0]~0'
        Info: 3: + IC(0.772 ns) + CELL(0.511 ns) = 3.200 ns; Loc. = LC_X7_Y10_N0; Fanout = 1; COMB Node = 'counter:maincounter|TrafficState[0]~2'
        Info: 4: + IC(2.597 ns) + CELL(2.322 ns) = 8.119 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'TS[0]'
        Info: Total cell delay = 3.344 ns ( 41.19 % )
        Info: Total interconnect delay = 4.775 ns ( 58.81 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4367 megabytes
    Info: Processing ended: Sat Oct 10 01:43:25 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


