ex_alu.v
========

.. symbolator:: ../raisin64-cpu/rtl/cpu/execute/ex_alu.v
   :alt: ex_alu.v
   :align: center
   :caption: ex_alu.v

.. literalinclude:: ../raisin64-cpu/rtl/cpu/execute/ex_alu.v
   :language: verilog
   :linenos:
