// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fiat_25519_carry_square_fiat_25519_carry_square,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=88,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=5257,HLS_SYN_LUT=7818,HLS_VERSION=2023_1_1}" *)

module fiat_25519_carry_square (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 40'd1;
parameter    ap_ST_fsm_state2 = 40'd2;
parameter    ap_ST_fsm_state3 = 40'd4;
parameter    ap_ST_fsm_state4 = 40'd8;
parameter    ap_ST_fsm_state5 = 40'd16;
parameter    ap_ST_fsm_state6 = 40'd32;
parameter    ap_ST_fsm_state7 = 40'd64;
parameter    ap_ST_fsm_state8 = 40'd128;
parameter    ap_ST_fsm_state9 = 40'd256;
parameter    ap_ST_fsm_state10 = 40'd512;
parameter    ap_ST_fsm_state11 = 40'd1024;
parameter    ap_ST_fsm_state12 = 40'd2048;
parameter    ap_ST_fsm_state13 = 40'd4096;
parameter    ap_ST_fsm_state14 = 40'd8192;
parameter    ap_ST_fsm_state15 = 40'd16384;
parameter    ap_ST_fsm_state16 = 40'd32768;
parameter    ap_ST_fsm_state17 = 40'd65536;
parameter    ap_ST_fsm_state18 = 40'd131072;
parameter    ap_ST_fsm_state19 = 40'd262144;
parameter    ap_ST_fsm_state20 = 40'd524288;
parameter    ap_ST_fsm_state21 = 40'd1048576;
parameter    ap_ST_fsm_state22 = 40'd2097152;
parameter    ap_ST_fsm_state23 = 40'd4194304;
parameter    ap_ST_fsm_state24 = 40'd8388608;
parameter    ap_ST_fsm_state25 = 40'd16777216;
parameter    ap_ST_fsm_state26 = 40'd33554432;
parameter    ap_ST_fsm_state27 = 40'd67108864;
parameter    ap_ST_fsm_state28 = 40'd134217728;
parameter    ap_ST_fsm_state29 = 40'd268435456;
parameter    ap_ST_fsm_state30 = 40'd536870912;
parameter    ap_ST_fsm_state31 = 40'd1073741824;
parameter    ap_ST_fsm_state32 = 40'd2147483648;
parameter    ap_ST_fsm_state33 = 40'd4294967296;
parameter    ap_ST_fsm_state34 = 40'd8589934592;
parameter    ap_ST_fsm_state35 = 40'd17179869184;
parameter    ap_ST_fsm_state36 = 40'd34359738368;
parameter    ap_ST_fsm_state37 = 40'd68719476736;
parameter    ap_ST_fsm_state38 = 40'd137438953472;
parameter    ap_ST_fsm_state39 = 40'd274877906944;
parameter    ap_ST_fsm_state40 = 40'd549755813888;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [39:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state33;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state40;
wire   [63:0] arr_q1;
reg   [63:0] reg_741;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
reg   [61:0] trunc_ln_reg_1825;
reg   [61:0] trunc_ln8_reg_1831;
wire    ap_CS_fsm_state12;
wire   [31:0] arg1_r_q0;
reg  signed [31:0] arg1_r_load_reg_1847;
wire    ap_CS_fsm_state13;
wire   [31:0] grp_fu_718_p2;
reg   [31:0] mul16_reg_1853;
wire    ap_CS_fsm_state16;
reg  signed [31:0] arg1_r_load_1_reg_1865;
wire    ap_CS_fsm_state17;
reg   [31:0] mul45_reg_1871;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
reg   [31:0] arg1_r_load_3_reg_1887;
wire   [31:0] arg1_r_q1;
reg   [31:0] arg1_r_load_2_reg_1899;
wire    ap_CS_fsm_state22;
reg  signed [31:0] arg1_r_load_5_reg_1909;
wire    ap_CS_fsm_state23;
reg   [31:0] arg1_r_load_4_reg_1928;
reg  signed [31:0] arg1_r_load_7_reg_1939;
wire   [2:0] arr_1_addr_3_reg_1951;
wire   [2:0] arr_1_addr_4_reg_1956;
wire   [2:0] arr_1_addr_reg_1967;
reg   [31:0] arg1_r_load_6_reg_1978;
reg  signed [31:0] arg1_r_load_9_reg_1991;
reg   [31:0] mul219_reg_1999;
wire   [31:0] mul244_fu_725_p2;
reg   [31:0] mul244_reg_2005;
wire   [31:0] mul316_fu_730_p2;
reg   [31:0] mul316_reg_2023;
wire   [63:0] arr_q0;
reg   [63:0] arr_load_2_reg_2028;
wire   [63:0] arr_1_q1;
reg   [63:0] arr_1_load_3_reg_2033;
wire   [63:0] arr_1_q0;
reg   [63:0] arr_1_load_4_reg_2038;
wire   [31:0] shl_ln50_4_fu_878_p2;
reg   [31:0] shl_ln50_4_reg_2043;
wire   [24:0] trunc_ln50_fu_914_p1;
reg   [24:0] trunc_ln50_reg_2048;
wire   [24:0] trunc_ln50_1_fu_918_p1;
reg   [24:0] trunc_ln50_1_reg_2053;
wire   [63:0] add_ln50_4_fu_922_p2;
reg   [63:0] add_ln50_4_reg_2058;
wire   [2:0] arr_1_addr_2_reg_2069;
wire   [63:0] mul202_fu_638_p2;
reg   [63:0] mul202_reg_2074;
wire   [63:0] mul211_fu_643_p2;
reg   [63:0] mul211_reg_2079;
wire   [63:0] mul221_fu_648_p2;
reg   [63:0] mul221_reg_2084;
wire   [63:0] mul229_fu_653_p2;
reg   [63:0] mul229_reg_2089;
wire   [63:0] mul237_fu_658_p2;
reg   [63:0] mul237_reg_2094;
wire   [63:0] mul246_fu_663_p2;
reg   [63:0] mul246_reg_2099;
wire   [63:0] mul254_fu_668_p2;
reg   [63:0] mul254_reg_2104;
wire   [63:0] mul262_fu_673_p2;
reg   [63:0] mul262_reg_2109;
wire   [63:0] mul2_fu_1034_p3;
reg   [63:0] mul2_reg_2114;
wire   [63:0] mul3_fu_1048_p3;
reg   [63:0] mul3_reg_2119;
wire   [63:0] mul290_fu_678_p2;
reg   [63:0] mul290_reg_2124;
wire   [63:0] mul299_fu_683_p2;
reg   [63:0] mul299_reg_2129;
wire   [63:0] mul4_fu_1062_p3;
reg   [63:0] mul4_reg_2134;
wire   [63:0] mul318_fu_688_p2;
reg   [63:0] mul318_reg_2139;
wire   [63:0] mul325_fu_693_p2;
reg   [63:0] mul325_reg_2144;
wire   [63:0] mul5_fu_1079_p3;
reg   [63:0] mul5_reg_2149;
wire   [63:0] mul344_fu_698_p2;
reg   [63:0] mul344_reg_2154;
wire   [63:0] mul353_fu_703_p2;
reg   [63:0] mul353_reg_2159;
wire   [63:0] mul360_fu_708_p2;
reg   [63:0] mul360_reg_2164;
wire   [63:0] mul369_fu_713_p2;
reg   [63:0] mul369_reg_2169;
wire   [63:0] add_ln60_3_fu_1120_p2;
reg   [63:0] add_ln60_3_reg_2174;
wire   [24:0] trunc_ln61_fu_1139_p1;
reg   [24:0] trunc_ln61_reg_2179;
wire   [24:0] trunc_ln61_1_fu_1143_p1;
reg   [24:0] trunc_ln61_1_reg_2184;
wire   [24:0] trunc_ln61_2_fu_1153_p1;
reg   [24:0] trunc_ln61_2_reg_2189;
wire   [63:0] add_ln61_3_fu_1157_p2;
reg   [63:0] add_ln61_3_reg_2194;
wire   [63:0] add_ln62_1_fu_1183_p2;
reg   [63:0] add_ln62_1_reg_2200;
wire   [25:0] add_ln62_4_fu_1189_p2;
reg   [25:0] add_ln62_4_reg_2205;
wire   [63:0] add_ln64_1_fu_1201_p2;
reg   [63:0] add_ln64_1_reg_2210;
wire   [24:0] trunc_ln64_1_fu_1207_p1;
reg   [24:0] trunc_ln64_1_reg_2215;
reg   [63:0] arr_load_4_reg_2220;
wire   [24:0] trunc_ln62_2_fu_1227_p1;
reg   [24:0] trunc_ln62_2_reg_2225;
wire    ap_CS_fsm_state26;
wire   [25:0] trunc_ln62_3_fu_1231_p1;
reg   [25:0] trunc_ln62_3_reg_2230;
wire   [63:0] add_ln62_3_fu_1240_p2;
reg   [63:0] add_ln62_3_reg_2235;
wire   [24:0] trunc_ln64_fu_1247_p1;
reg   [24:0] trunc_ln64_reg_2240;
wire   [63:0] add_ln64_2_fu_1251_p2;
reg   [63:0] add_ln64_2_reg_2245;
wire   [25:0] trunc_ln113_fu_1283_p1;
reg   [25:0] trunc_ln113_reg_2253;
wire    ap_CS_fsm_state27;
reg   [37:0] lshr_ln113_6_reg_2259;
reg   [24:0] trunc_ln113_10_reg_2264;
wire   [24:0] add_ln114_2_fu_1501_p2;
reg   [24:0] add_ln114_2_reg_2269;
wire   [25:0] add_ln115_2_fu_1507_p2;
reg   [25:0] add_ln115_2_reg_2275;
wire   [24:0] add_ln116_fu_1513_p2;
reg   [24:0] add_ln116_reg_2280;
wire   [25:0] add_ln117_fu_1519_p2;
reg   [25:0] add_ln117_reg_2285;
wire   [24:0] add_ln118_fu_1530_p2;
reg   [24:0] add_ln118_reg_2290;
wire   [25:0] add_ln119_fu_1545_p2;
reg   [25:0] add_ln119_reg_2295;
reg   [38:0] trunc_ln113_14_reg_2300;
wire    ap_CS_fsm_state28;
wire   [24:0] add_ln120_fu_1648_p2;
reg   [24:0] add_ln120_reg_2305;
wire   [25:0] add_ln121_fu_1654_p2;
reg   [25:0] add_ln121_reg_2310;
wire   [24:0] add_ln122_fu_1660_p2;
reg   [24:0] add_ln122_reg_2315;
reg   [0:0] tmp_reg_2320;
wire    ap_CS_fsm_state29;
reg   [3:0] arg1_r_address0;
reg    arg1_r_ce0;
reg    arg1_r_we0;
reg   [3:0] arg1_r_address1;
reg    arg1_r_ce1;
reg   [3:0] out1_w_address0;
reg    out1_w_ce0;
reg    out1_w_we0;
reg   [26:0] out1_w_d0;
wire   [26:0] out1_w_q0;
reg   [3:0] out1_w_address1;
reg    out1_w_ce1;
reg    out1_w_we1;
reg   [26:0] out1_w_d1;
reg   [2:0] arr_address0;
reg    arr_ce0;
reg    arr_we0;
reg   [63:0] arr_d0;
reg   [2:0] arr_address1;
reg    arr_ce1;
reg    arr_we1;
reg   [63:0] arr_d1;
reg   [2:0] arr_1_address0;
reg    arr_1_ce0;
reg    arr_1_we0;
reg   [63:0] arr_1_d0;
reg   [2:0] arr_1_address1;
reg    arr_1_ce1;
reg    arr_1_we1;
reg   [63:0] arr_1_d1;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_465_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_465_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_465_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_465_ap_ready;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_1_fu_465_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_465_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_465_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_465_arr_d0;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_1_fu_465_arr_1_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_465_arr_1_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_465_arr_1_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_465_arr_1_d0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_BREADY;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_arg1_r_address0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_arg1_r_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_arg1_r_we0;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_arg1_r_d0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_ap_ready;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_1_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_1_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_1_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_1_d0;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_1_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_1_ce1;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_d0;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_ce1;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arg1_r_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arg1_r_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_ap_ready;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_1_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_1_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_1_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_1_d0;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_1_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_1_ce1;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_d0;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_ce1;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arg1_r_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arg1_r_ce0;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arg1_r_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arg1_r_ce1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add23924_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add23924_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add27422_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add27422_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add30120_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add30120_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add33718_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add33718_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add37116_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add37116_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add20414_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add20414_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_BREADY;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_out1_w_address0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_out1_w_ce0;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [31:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_fiat_25519_carry_square_Pipeline_1_fu_465_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_ap_start_reg;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_ap_start_reg;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_start_reg;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire  signed [63:0] sext_ln17_fu_766_p1;
wire  signed [63:0] sext_ln126_fu_1779_p1;
wire   [26:0] zext_ln113_1_fu_1679_p1;
wire   [26:0] zext_ln114_1_fu_1716_p1;
wire   [26:0] add_ln115_1_fu_1744_p2;
wire   [26:0] zext_ln116_fu_1751_p1;
wire   [26:0] zext_ln117_fu_1755_p1;
wire   [26:0] zext_ln118_fu_1759_p1;
wire   [26:0] zext_ln119_fu_1763_p1;
wire   [26:0] zext_ln120_fu_1767_p1;
wire   [26:0] zext_ln121_fu_1771_p1;
wire   [26:0] zext_ln122_fu_1775_p1;
reg   [31:0] grp_fu_542_p0;
wire   [62:0] mul219_cast_fu_1024_p1;
wire   [62:0] zext_ln62_fu_1211_p1;
reg   [31:0] grp_fu_542_p1;
wire   [62:0] arg1_r_load_12_cast_fu_1029_p1;
wire   [62:0] zext_ln62_1_fu_1215_p1;
wire   [31:0] mul282916_fu_546_p0;
wire   [62:0] mul244_cast_fu_1043_p1;
wire   [31:0] mul282916_fu_546_p1;
wire   [31:0] mul309814_fu_550_p0;
wire   [31:0] mul309814_fu_550_p1;
wire   [31:0] mul335712_fu_554_p0;
wire   [31:0] mul335712_fu_554_p1;
wire   [31:0] mul_ln50_fu_558_p0;
wire   [63:0] zext_ln50_fu_784_p1;
wire   [31:0] mul_ln50_fu_558_p1;
wire   [31:0] mul_ln50_1_fu_562_p0;
wire   [63:0] zext_ln50_2_fu_808_p1;
wire   [31:0] mul_ln50_1_fu_562_p1;
wire   [63:0] zext_ln50_3_fu_823_p1;
wire   [31:0] mul_ln50_2_fu_566_p0;
wire   [63:0] zext_ln50_5_fu_844_p1;
wire   [31:0] mul_ln50_2_fu_566_p1;
wire   [63:0] zext_ln50_4_fu_829_p1;
wire   [31:0] mul_ln50_3_fu_570_p0;
wire   [63:0] zext_ln50_7_fu_862_p1;
wire   [31:0] mul_ln50_3_fu_570_p1;
wire   [63:0] zext_ln50_6_fu_850_p1;
wire   [31:0] mul_ln50_4_fu_574_p0;
wire   [63:0] zext_ln50_9_fu_883_p1;
wire   [31:0] mul_ln50_4_fu_574_p1;
wire   [63:0] zext_ln50_8_fu_870_p1;
wire   [31:0] mul157_fu_578_p0;
wire   [31:0] mul157_fu_578_p1;
wire   [31:0] mul_ln60_fu_582_p0;
wire   [31:0] mul_ln60_fu_582_p1;
wire   [31:0] mul_ln61_fu_586_p0;
wire   [31:0] mul_ln61_fu_586_p1;
wire   [31:0] mul_ln62_fu_590_p0;
wire   [31:0] mul_ln62_fu_590_p1;
wire   [31:0] mul_ln64_fu_594_p0;
wire   [31:0] mul_ln64_fu_594_p1;
wire   [31:0] mul_ln60_1_fu_598_p0;
wire   [31:0] mul_ln60_1_fu_598_p1;
wire   [31:0] mul_ln61_1_fu_602_p0;
wire   [31:0] mul_ln61_1_fu_602_p1;
wire   [31:0] mul_ln64_1_fu_606_p0;
wire   [63:0] zext_ln64_fu_949_p1;
wire   [31:0] mul_ln64_1_fu_606_p1;
wire   [31:0] mul_ln60_2_fu_610_p0;
wire   [31:0] mul_ln60_2_fu_610_p1;
wire   [31:0] mul_ln61_2_fu_614_p0;
wire   [31:0] mul_ln61_2_fu_614_p1;
wire   [31:0] mul_ln62_2_fu_618_p0;
wire   [31:0] mul_ln62_2_fu_618_p1;
wire   [31:0] mul_ln64_2_fu_622_p0;
wire   [63:0] zext_ln64_1_fu_962_p1;
wire   [31:0] mul_ln64_2_fu_622_p1;
wire   [31:0] mul_ln60_3_fu_626_p0;
wire   [31:0] mul_ln60_3_fu_626_p1;
wire   [31:0] mul_ln61_3_fu_630_p0;
wire   [31:0] mul_ln61_3_fu_630_p1;
wire   [31:0] mul_ln62_3_fu_634_p0;
wire   [31:0] mul_ln62_3_fu_634_p1;
wire   [31:0] mul202_fu_638_p0;
wire   [31:0] mul202_fu_638_p1;
wire   [31:0] mul211_fu_643_p0;
wire   [31:0] mul211_fu_643_p1;
wire   [31:0] mul221_fu_648_p0;
wire   [63:0] conv216_fu_983_p1;
wire   [31:0] mul221_fu_648_p1;
wire   [63:0] conv220_fu_988_p1;
wire   [31:0] mul229_fu_653_p0;
wire   [31:0] mul229_fu_653_p1;
wire   [31:0] mul237_fu_658_p0;
wire   [63:0] conv236_fu_999_p1;
wire   [31:0] mul237_fu_658_p1;
wire   [31:0] mul246_fu_663_p0;
wire   [31:0] mul246_fu_663_p1;
wire   [31:0] mul254_fu_668_p0;
wire   [31:0] mul254_fu_668_p1;
wire   [31:0] mul262_fu_673_p0;
wire   [63:0] conv261_fu_1014_p1;
wire   [31:0] mul262_fu_673_p1;
wire   [31:0] mul290_fu_678_p0;
wire   [31:0] mul290_fu_678_p1;
wire   [31:0] mul299_fu_683_p0;
wire   [31:0] mul299_fu_683_p1;
wire   [31:0] mul318_fu_688_p0;
wire   [31:0] mul318_fu_688_p1;
wire   [31:0] mul325_fu_693_p0;
wire   [31:0] mul325_fu_693_p1;
wire   [31:0] mul344_fu_698_p0;
wire   [31:0] mul344_fu_698_p1;
wire   [31:0] mul353_fu_703_p0;
wire   [31:0] mul353_fu_703_p1;
wire   [31:0] mul360_fu_708_p0;
wire   [31:0] mul360_fu_708_p1;
wire   [31:0] mul369_fu_713_p0;
wire   [31:0] mul369_fu_713_p1;
reg  signed [31:0] grp_fu_718_p0;
reg   [6:0] grp_fu_718_p1;
wire   [5:0] mul244_fu_725_p1;
wire   [6:0] mul316_fu_730_p1;
wire   [38:0] mul_ln113_fu_736_p0;
wire   [5:0] mul_ln113_fu_736_p1;
wire   [31:0] shl_ln50_fu_798_p2;
wire   [31:0] shl_ln50_1_fu_818_p2;
wire   [31:0] shl_ln50_2_fu_839_p2;
wire   [31:0] shl_ln50_3_fu_857_p2;
wire   [63:0] mul_ln50_2_fu_566_p2;
wire   [63:0] mul_ln50_3_fu_570_p2;
wire   [63:0] add_ln50_fu_890_p2;
wire   [63:0] mul_ln50_fu_558_p2;
wire   [63:0] mul_ln50_4_fu_574_p2;
wire   [63:0] add_ln50_2_fu_902_p2;
wire   [63:0] mul_ln50_1_fu_562_p2;
wire   [63:0] add_ln50_1_fu_896_p2;
wire   [63:0] add_ln50_3_fu_908_p2;
wire   [31:0] shl_ln60_fu_933_p2;
wire   [31:0] shl_ln64_fu_943_p2;
wire   [31:0] shl_ln64_1_fu_957_p2;
wire   [31:0] shl_ln60_1_fu_969_p2;
wire   [31:0] empty_26_fu_994_p2;
wire   [31:0] empty_27_fu_1009_p2;
wire   [62:0] grp_fu_542_p2;
wire   [62:0] mul282916_fu_546_p2;
wire   [62:0] mul309814_fu_550_p2;
wire   [62:0] mul335712_fu_554_p2;
wire   [31:0] empty_28_fu_1088_p2;
wire   [63:0] mul_ln60_1_fu_598_p2;
wire   [63:0] mul_ln60_2_fu_610_p2;
wire   [63:0] mul_ln60_3_fu_626_p2;
wire   [63:0] add_ln60_1_fu_1108_p2;
wire   [63:0] mul_ln60_fu_582_p2;
wire   [63:0] add_ln60_2_fu_1114_p2;
wire   [63:0] add_ln60_fu_1102_p2;
wire   [63:0] mul_ln61_fu_586_p2;
wire   [63:0] mul_ln61_3_fu_630_p2;
wire   [63:0] mul_ln61_1_fu_602_p2;
wire   [63:0] mul_ln61_2_fu_614_p2;
wire   [63:0] add_ln61_fu_1127_p2;
wire   [63:0] add_ln61_1_fu_1133_p2;
wire   [63:0] add_ln61_2_fu_1147_p2;
wire   [63:0] mul157_fu_578_p2;
wire   [63:0] mul_ln62_fu_590_p2;
wire   [63:0] mul_ln62_3_fu_634_p2;
wire   [63:0] mul_ln62_2_fu_618_p2;
wire   [63:0] add_ln62_fu_1163_p2;
wire   [63:0] add_ln62_2_fu_1169_p2;
wire   [25:0] trunc_ln62_1_fu_1179_p1;
wire   [25:0] trunc_ln62_fu_1175_p1;
wire   [63:0] mul_ln64_2_fu_622_p2;
wire   [63:0] mul_ln64_fu_594_p2;
wire   [63:0] add_ln64_fu_1195_p2;
wire   [63:0] mul_ln64_1_fu_606_p2;
wire   [63:0] shl_ln4_fu_1219_p3;
wire   [63:0] add_ln62_5_fu_1235_p2;
wire   [37:0] lshr_ln2_fu_1287_p4;
wire   [63:0] zext_ln113_2_fu_1297_p1;
wire   [63:0] add_ln113_fu_1315_p2;
wire   [38:0] lshr_ln113_1_fu_1321_p4;
wire   [63:0] zext_ln113_3_fu_1331_p1;
wire   [63:0] add_ln113_1_fu_1349_p2;
wire   [37:0] lshr_ln113_2_fu_1355_p4;
wire   [63:0] zext_ln113_4_fu_1365_p1;
wire   [63:0] add_ln113_2_fu_1383_p2;
wire   [38:0] lshr_ln113_3_fu_1389_p4;
wire   [63:0] zext_ln113_5_fu_1399_p1;
wire   [63:0] add_ln113_3_fu_1417_p2;
wire   [37:0] lshr_ln113_4_fu_1423_p4;
wire   [63:0] zext_ln113_6_fu_1433_p1;
wire   [63:0] add_ln113_4_fu_1447_p2;
wire   [38:0] lshr_ln113_5_fu_1452_p4;
wire   [63:0] zext_ln113_7_fu_1462_p1;
wire   [63:0] add_ln113_5_fu_1476_p2;
wire   [24:0] trunc_ln113_3_fu_1305_p4;
wire   [24:0] trunc_ln113_1_fu_1301_p1;
wire   [25:0] trunc_ln113_5_fu_1339_p4;
wire   [25:0] trunc_ln113_2_fu_1335_p1;
wire   [24:0] trunc_ln113_7_fu_1373_p4;
wire   [24:0] trunc_ln113_4_fu_1369_p1;
wire   [25:0] trunc_ln113_9_fu_1407_p4;
wire   [25:0] trunc_ln113_6_fu_1403_p1;
wire   [24:0] trunc_ln113_s_fu_1437_p4;
wire   [24:0] add_ln118_1_fu_1525_p2;
wire   [25:0] trunc_ln5_fu_1257_p3;
wire   [25:0] trunc_ln113_8_fu_1466_p4;
wire   [25:0] add_ln119_2_fu_1540_p2;
wire   [25:0] add_ln119_1_fu_1535_p2;
wire   [63:0] zext_ln113_8_fu_1559_p1;
wire   [63:0] add_ln113_6_fu_1562_p2;
wire   [38:0] lshr_ln113_7_fu_1567_p4;
wire   [63:0] zext_ln113_9_fu_1577_p1;
wire   [63:0] add_ln113_7_fu_1595_p2;
wire   [37:0] lshr_ln113_8_fu_1601_p4;
wire   [63:0] zext_ln113_10_fu_1611_p1;
wire   [63:0] add_ln113_8_fu_1629_p2;
wire   [24:0] add_ln120_1_fu_1644_p2;
wire   [24:0] add_ln61_4_fu_1551_p2;
wire   [25:0] trunc_ln113_12_fu_1585_p4;
wire   [25:0] trunc_ln113_11_fu_1581_p1;
wire   [24:0] trunc_ln113_13_fu_1619_p4;
wire   [24:0] add_ln113_10_fu_1615_p2;
wire   [43:0] mul_ln113_fu_736_p2;
wire   [25:0] trunc_ln113_15_fu_1670_p1;
wire   [25:0] add_ln113_9_fu_1674_p2;
wire   [43:0] zext_ln114_fu_1684_p1;
wire   [43:0] add_ln114_fu_1687_p2;
wire   [17:0] tmp_s_fu_1693_p4;
wire   [24:0] zext_ln114_3_fu_1707_p1;
wire   [24:0] add_ln114_1_fu_1711_p2;
wire   [25:0] zext_ln114_2_fu_1703_p1;
wire   [25:0] zext_ln115_fu_1721_p1;
wire   [25:0] add_ln115_fu_1724_p2;
wire   [26:0] zext_ln115_2_fu_1741_p1;
wire   [26:0] zext_ln115_1_fu_1738_p1;
reg   [39:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_block_state11_on_subcall_done;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
reg    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
reg    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
reg    ap_ST_fsm_state40_blk;
wire   [63:0] mul157_fu_578_p00;
wire   [63:0] mul157_fu_578_p10;
wire   [63:0] mul211_fu_643_p00;
wire   [63:0] mul211_fu_643_p10;
wire   [63:0] mul246_fu_663_p00;
wire   [62:0] mul282916_fu_546_p10;
wire   [62:0] mul309814_fu_550_p10;
wire   [63:0] mul318_fu_688_p00;
wire   [63:0] mul318_fu_688_p10;
wire   [62:0] mul335712_fu_554_p00;
wire   [62:0] mul335712_fu_554_p10;
wire   [63:0] mul353_fu_703_p00;
wire   [63:0] mul369_fu_713_p10;
wire   [43:0] mul_ln113_fu_736_p00;
wire   [63:0] mul_ln50_fu_558_p10;
wire   [63:0] mul_ln60_1_fu_598_p00;
wire   [63:0] mul_ln60_3_fu_626_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 40'd1;
#0 grp_fiat_25519_carry_square_Pipeline_1_fu_465_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_start_reg = 1'b0;
end

fiat_25519_carry_square_arg1_r_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
arg1_r_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arg1_r_address0),
    .ce0(arg1_r_ce0),
    .we0(arg1_r_we0),
    .d0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_arg1_r_d0),
    .q0(arg1_r_q0),
    .address1(arg1_r_address1),
    .ce1(arg1_r_ce1),
    .q1(arg1_r_q1)
);

fiat_25519_carry_square_out1_w_RAM_AUTO_1R1W #(
    .DataWidth( 27 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
out1_w_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out1_w_address0),
    .ce0(out1_w_ce0),
    .we0(out1_w_we0),
    .d0(out1_w_d0),
    .q0(out1_w_q0),
    .address1(out1_w_address1),
    .ce1(out1_w_ce1),
    .we1(out1_w_we1),
    .d1(out1_w_d1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
arr_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_address0),
    .ce0(arr_ce0),
    .we0(arr_we0),
    .d0(arr_d0),
    .q0(arr_q0),
    .address1(arr_address1),
    .ce1(arr_ce1),
    .we1(arr_we1),
    .d1(arr_d1),
    .q1(arr_q1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
arr_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_1_address0),
    .ce0(arr_1_ce0),
    .we0(arr_1_we0),
    .d0(arr_1_d0),
    .q0(arr_1_q0),
    .address1(arr_1_address1),
    .ce1(arr_1_ce1),
    .we1(arr_1_we1),
    .d1(arr_1_d1),
    .q1(arr_1_q1)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_1 grp_fiat_25519_carry_square_Pipeline_1_fu_465(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_1_fu_465_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_1_fu_465_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_1_fu_465_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_1_fu_465_ap_ready),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_465_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_465_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_465_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_465_arr_d0),
    .arr_1_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_465_arr_1_address0),
    .arr_1_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_465_arr_1_ce0),
    .arr_1_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_465_arr_1_we0),
    .arr_1_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_465_arr_1_d0)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln17(trunc_ln_reg_1825),
    .arg1_r_address0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_arg1_r_address0),
    .arg1_r_ce0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_arg1_r_ce0),
    .arg1_r_we0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_arg1_r_we0),
    .arg1_r_d0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_arg1_r_d0)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_ap_ready),
    .arr_1_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_1_address0),
    .arr_1_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_1_ce0),
    .arr_1_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_1_we0),
    .arr_1_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_1_d0),
    .arr_1_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_1_address1),
    .arr_1_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_1_ce1),
    .arr_1_q1(arr_1_q1),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_d0),
    .arr_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_address1),
    .arr_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_ce1),
    .arr_q1(arr_q1),
    .arg1_r_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arg1_r_address0),
    .arg1_r_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arg1_r_ce0),
    .arg1_r_q0(arg1_r_q0),
    .mul16(mul16_reg_1853),
    .zext_ln23(mul16_reg_1853)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_ap_ready),
    .arr_1_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_1_address0),
    .arr_1_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_1_ce0),
    .arr_1_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_1_we0),
    .arr_1_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_1_d0),
    .arr_1_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_1_address1),
    .arr_1_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_1_ce1),
    .arr_1_q1(arr_1_q1),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_d0),
    .arr_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_address1),
    .arr_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_ce1),
    .arr_q1(arr_q1),
    .arg1_r_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arg1_r_address0),
    .arg1_r_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arg1_r_ce0),
    .arg1_r_q0(arg1_r_q0),
    .arg1_r_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arg1_r_address1),
    .arg1_r_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arg1_r_ce1),
    .arg1_r_q1(arg1_r_q1),
    .zext_ln40(mul45_reg_1871)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_ap_ready),
    .arr_1_load_6(arr_1_load_4_reg_2038),
    .arr_load_6(arr_load_4_reg_2220),
    .arr_1_load_5(arr_1_load_3_reg_2033),
    .arr_load_5(reg_741),
    .arr_load_4(arr_load_2_reg_2028),
    .add_ln60_3(add_ln60_3_reg_2174),
    .mul211(mul211_reg_2079),
    .mul202(mul202_reg_2074),
    .mul229(mul229_reg_2089),
    .mul237(mul237_reg_2094),
    .mul221(mul221_reg_2084),
    .mul254(mul254_reg_2104),
    .mul262(mul262_reg_2109),
    .mul2(mul2_reg_2114),
    .mul246(mul246_reg_2099),
    .mul299(mul299_reg_2129),
    .mul290(mul290_reg_2124),
    .mul3(mul3_reg_2119),
    .mul5(mul5_reg_2149),
    .mul325(mul325_reg_2144),
    .mul318(mul318_reg_2139),
    .mul4(mul4_reg_2134),
    .mul369(mul369_reg_2169),
    .mul360(mul360_reg_2164),
    .mul344(mul344_reg_2154),
    .mul353(mul353_reg_2159),
    .add23924_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add23924_out),
    .add23924_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add23924_out_ap_vld),
    .add27422_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add27422_out),
    .add27422_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add27422_out_ap_vld),
    .add30120_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add30120_out),
    .add30120_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add30120_out_ap_vld),
    .add33718_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add33718_out),
    .add33718_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add33718_out_ap_vld),
    .add37116_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add37116_out),
    .add37116_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add37116_out_ap_vld),
    .add20414_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add20414_out),
    .add20414_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add20414_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(32'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln126(trunc_ln8_reg_1831),
    .out1_w_address0(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_out1_w_address0),
    .out1_w_ce0(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_out1_w_ce0),
    .out1_w_q0(out1_w_q0)
);

fiat_25519_carry_square_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fiat_25519_carry_square_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WDATA),
    .I_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U59(
    .din0(grp_fu_542_p0),
    .din1(grp_fu_542_p1),
    .dout(grp_fu_542_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U60(
    .din0(mul282916_fu_546_p0),
    .din1(mul282916_fu_546_p1),
    .dout(mul282916_fu_546_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U61(
    .din0(mul309814_fu_550_p0),
    .din1(mul309814_fu_550_p1),
    .dout(mul309814_fu_550_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U62(
    .din0(mul335712_fu_554_p0),
    .din1(mul335712_fu_554_p1),
    .dout(mul335712_fu_554_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U63(
    .din0(mul_ln50_fu_558_p0),
    .din1(mul_ln50_fu_558_p1),
    .dout(mul_ln50_fu_558_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U64(
    .din0(mul_ln50_1_fu_562_p0),
    .din1(mul_ln50_1_fu_562_p1),
    .dout(mul_ln50_1_fu_562_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U65(
    .din0(mul_ln50_2_fu_566_p0),
    .din1(mul_ln50_2_fu_566_p1),
    .dout(mul_ln50_2_fu_566_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U66(
    .din0(mul_ln50_3_fu_570_p0),
    .din1(mul_ln50_3_fu_570_p1),
    .dout(mul_ln50_3_fu_570_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U67(
    .din0(mul_ln50_4_fu_574_p0),
    .din1(mul_ln50_4_fu_574_p1),
    .dout(mul_ln50_4_fu_574_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U68(
    .din0(mul157_fu_578_p0),
    .din1(mul157_fu_578_p1),
    .dout(mul157_fu_578_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U69(
    .din0(mul_ln60_fu_582_p0),
    .din1(mul_ln60_fu_582_p1),
    .dout(mul_ln60_fu_582_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U70(
    .din0(mul_ln61_fu_586_p0),
    .din1(mul_ln61_fu_586_p1),
    .dout(mul_ln61_fu_586_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U71(
    .din0(mul_ln62_fu_590_p0),
    .din1(mul_ln62_fu_590_p1),
    .dout(mul_ln62_fu_590_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U72(
    .din0(mul_ln64_fu_594_p0),
    .din1(mul_ln64_fu_594_p1),
    .dout(mul_ln64_fu_594_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U73(
    .din0(mul_ln60_1_fu_598_p0),
    .din1(mul_ln60_1_fu_598_p1),
    .dout(mul_ln60_1_fu_598_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U74(
    .din0(mul_ln61_1_fu_602_p0),
    .din1(mul_ln61_1_fu_602_p1),
    .dout(mul_ln61_1_fu_602_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U75(
    .din0(mul_ln64_1_fu_606_p0),
    .din1(mul_ln64_1_fu_606_p1),
    .dout(mul_ln64_1_fu_606_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U76(
    .din0(mul_ln60_2_fu_610_p0),
    .din1(mul_ln60_2_fu_610_p1),
    .dout(mul_ln60_2_fu_610_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U77(
    .din0(mul_ln61_2_fu_614_p0),
    .din1(mul_ln61_2_fu_614_p1),
    .dout(mul_ln61_2_fu_614_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U78(
    .din0(mul_ln62_2_fu_618_p0),
    .din1(mul_ln62_2_fu_618_p1),
    .dout(mul_ln62_2_fu_618_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U79(
    .din0(mul_ln64_2_fu_622_p0),
    .din1(mul_ln64_2_fu_622_p1),
    .dout(mul_ln64_2_fu_622_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U80(
    .din0(mul_ln60_3_fu_626_p0),
    .din1(mul_ln60_3_fu_626_p1),
    .dout(mul_ln60_3_fu_626_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U81(
    .din0(mul_ln61_3_fu_630_p0),
    .din1(mul_ln61_3_fu_630_p1),
    .dout(mul_ln61_3_fu_630_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U82(
    .din0(mul_ln62_3_fu_634_p0),
    .din1(mul_ln62_3_fu_634_p1),
    .dout(mul_ln62_3_fu_634_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U83(
    .din0(mul202_fu_638_p0),
    .din1(mul202_fu_638_p1),
    .dout(mul202_fu_638_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U84(
    .din0(mul211_fu_643_p0),
    .din1(mul211_fu_643_p1),
    .dout(mul211_fu_643_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U85(
    .din0(mul221_fu_648_p0),
    .din1(mul221_fu_648_p1),
    .dout(mul221_fu_648_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U86(
    .din0(mul229_fu_653_p0),
    .din1(mul229_fu_653_p1),
    .dout(mul229_fu_653_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U87(
    .din0(mul237_fu_658_p0),
    .din1(mul237_fu_658_p1),
    .dout(mul237_fu_658_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U88(
    .din0(mul246_fu_663_p0),
    .din1(mul246_fu_663_p1),
    .dout(mul246_fu_663_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U89(
    .din0(mul254_fu_668_p0),
    .din1(mul254_fu_668_p1),
    .dout(mul254_fu_668_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U90(
    .din0(mul262_fu_673_p0),
    .din1(mul262_fu_673_p1),
    .dout(mul262_fu_673_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U91(
    .din0(mul290_fu_678_p0),
    .din1(mul290_fu_678_p1),
    .dout(mul290_fu_678_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U92(
    .din0(mul299_fu_683_p0),
    .din1(mul299_fu_683_p1),
    .dout(mul299_fu_683_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U93(
    .din0(mul318_fu_688_p0),
    .din1(mul318_fu_688_p1),
    .dout(mul318_fu_688_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U94(
    .din0(mul325_fu_693_p0),
    .din1(mul325_fu_693_p1),
    .dout(mul325_fu_693_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U95(
    .din0(mul344_fu_698_p0),
    .din1(mul344_fu_698_p1),
    .dout(mul344_fu_698_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U96(
    .din0(mul353_fu_703_p0),
    .din1(mul353_fu_703_p1),
    .dout(mul353_fu_703_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U97(
    .din0(mul360_fu_708_p0),
    .din1(mul360_fu_708_p1),
    .dout(mul360_fu_708_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U98(
    .din0(mul369_fu_713_p0),
    .din1(mul369_fu_713_p1),
    .dout(mul369_fu_713_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U99(
    .din0(grp_fu_718_p0),
    .din1(grp_fu_718_p1),
    .dout(grp_fu_718_p2)
);

fiat_25519_carry_square_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U100(
    .din0(arg1_r_load_7_reg_1939),
    .din1(mul244_fu_725_p1),
    .dout(mul244_fu_725_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U101(
    .din0(arg1_r_q1),
    .din1(mul316_fu_730_p1),
    .dout(mul316_fu_730_p2)
);

fiat_25519_carry_square_mul_39ns_6ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 44 ))
mul_39ns_6ns_44_1_1_U102(
    .din0(mul_ln113_fu_736_p0),
    .din1(mul_ln113_fu_736_p1),
    .dout(mul_ln113_fu_736_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_1_fu_465_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_1_fu_465_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_1_fu_465_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_1_fu_465_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state34)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        add_ln114_2_reg_2269 <= add_ln114_2_fu_1501_p2;
        add_ln115_2_reg_2275 <= add_ln115_2_fu_1507_p2;
        add_ln116_reg_2280 <= add_ln116_fu_1513_p2;
        add_ln117_reg_2285 <= add_ln117_fu_1519_p2;
        add_ln118_reg_2290 <= add_ln118_fu_1530_p2;
        add_ln119_reg_2295 <= add_ln119_fu_1545_p2;
        lshr_ln113_6_reg_2259 <= {{add_ln113_5_fu_1476_p2[63:26]}};
        trunc_ln113_10_reg_2264 <= {{add_ln113_5_fu_1476_p2[50:26]}};
        trunc_ln113_reg_2253 <= trunc_ln113_fu_1283_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        add_ln120_reg_2305 <= add_ln120_fu_1648_p2;
        add_ln121_reg_2310 <= add_ln121_fu_1654_p2;
        add_ln122_reg_2315 <= add_ln122_fu_1660_p2;
        trunc_ln113_14_reg_2300 <= {{add_ln113_8_fu_1629_p2[63:25]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln50_4_reg_2058 <= add_ln50_4_fu_922_p2;
        add_ln60_3_reg_2174 <= add_ln60_3_fu_1120_p2;
        add_ln61_3_reg_2194 <= add_ln61_3_fu_1157_p2;
        add_ln62_1_reg_2200 <= add_ln62_1_fu_1183_p2;
        add_ln62_4_reg_2205 <= add_ln62_4_fu_1189_p2;
        add_ln64_1_reg_2210 <= add_ln64_1_fu_1201_p2;
        arr_load_4_reg_2220 <= arr_q0;
        mul202_reg_2074 <= mul202_fu_638_p2;
        mul211_reg_2079 <= mul211_fu_643_p2;
        mul221_reg_2084 <= mul221_fu_648_p2;
        mul229_reg_2089 <= mul229_fu_653_p2;
        mul237_reg_2094 <= mul237_fu_658_p2;
        mul246_reg_2099 <= mul246_fu_663_p2;
        mul254_reg_2104 <= mul254_fu_668_p2;
        mul262_reg_2109 <= mul262_fu_673_p2;
        mul290_reg_2124 <= mul290_fu_678_p2;
        mul299_reg_2129 <= mul299_fu_683_p2;
        mul2_reg_2114[63 : 1] <= mul2_fu_1034_p3[63 : 1];
        mul318_reg_2139 <= mul318_fu_688_p2;
        mul325_reg_2144 <= mul325_fu_693_p2;
        mul344_reg_2154 <= mul344_fu_698_p2;
        mul353_reg_2159 <= mul353_fu_703_p2;
        mul360_reg_2164 <= mul360_fu_708_p2;
        mul369_reg_2169 <= mul369_fu_713_p2;
        mul3_reg_2119[63 : 1] <= mul3_fu_1048_p3[63 : 1];
        mul4_reg_2134[63 : 1] <= mul4_fu_1062_p3[63 : 1];
        mul5_reg_2149[63 : 1] <= mul5_fu_1079_p3[63 : 1];
        shl_ln50_4_reg_2043[31 : 1] <= shl_ln50_4_fu_878_p2[31 : 1];
        trunc_ln50_1_reg_2053 <= trunc_ln50_1_fu_918_p1;
        trunc_ln50_reg_2048 <= trunc_ln50_fu_914_p1;
        trunc_ln61_1_reg_2184 <= trunc_ln61_1_fu_1143_p1;
        trunc_ln61_2_reg_2189 <= trunc_ln61_2_fu_1153_p1;
        trunc_ln61_reg_2179 <= trunc_ln61_fu_1139_p1;
        trunc_ln64_1_reg_2215 <= trunc_ln64_1_fu_1207_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln62_3_reg_2235 <= add_ln62_3_fu_1240_p2;
        add_ln64_2_reg_2245 <= add_ln64_2_fu_1251_p2;
        trunc_ln62_2_reg_2225 <= trunc_ln62_2_fu_1227_p1;
        trunc_ln62_3_reg_2230 <= trunc_ln62_3_fu_1231_p1;
        trunc_ln64_reg_2240 <= trunc_ln64_fu_1247_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        arg1_r_load_1_reg_1865 <= arg1_r_q0;
        mul45_reg_1871 <= grp_fu_718_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        arg1_r_load_2_reg_1899 <= arg1_r_q1;
        arg1_r_load_5_reg_1909 <= arg1_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        arg1_r_load_3_reg_1887 <= arg1_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        arg1_r_load_4_reg_1928 <= arg1_r_q0;
        arg1_r_load_7_reg_1939 <= arg1_r_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        arg1_r_load_6_reg_1978 <= arg1_r_q0;
        arg1_r_load_9_reg_1991 <= arg1_r_q1;
        arr_1_load_3_reg_2033 <= arr_1_q1;
        arr_1_load_4_reg_2038 <= arr_1_q0;
        arr_load_2_reg_2028 <= arr_q0;
        mul219_reg_1999 <= grp_fu_718_p2;
        mul244_reg_2005 <= mul244_fu_725_p2;
        mul316_reg_2023 <= mul316_fu_730_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        arg1_r_load_reg_1847 <= arg1_r_q0;
        mul16_reg_1853 <= grp_fu_718_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        reg_741 <= arr_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        tmp_reg_2320 <= add_ln115_fu_1724_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln8_reg_1831 <= {{out1[63:2]}};
        trunc_ln_reg_1825 <= {{arg1[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state11_on_subcall_done)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_ap_done == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state33_blk = 1'b1;
    end else begin
        ap_ST_fsm_state33_blk = 1'b0;
    end
end

assign ap_ST_fsm_state34_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_done == 1'b0)) begin
        ap_ST_fsm_state35_blk = 1'b1;
    end else begin
        ap_ST_fsm_state35_blk = 1'b0;
    end
end

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state40_blk = 1'b1;
    end else begin
        ap_ST_fsm_state40_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        arg1_r_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        arg1_r_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        arg1_r_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        arg1_r_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arg1_r_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        arg1_r_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arg1_r_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arg1_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arg1_r_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arg1_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arg1_r_address0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_arg1_r_address0;
    end else begin
        arg1_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        arg1_r_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        arg1_r_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        arg1_r_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        arg1_r_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arg1_r_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arg1_r_address1;
    end else begin
        arg1_r_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12))) begin
        arg1_r_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arg1_r_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arg1_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arg1_r_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arg1_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arg1_r_ce0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_arg1_r_ce0;
    end else begin
        arg1_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state24))) begin
        arg1_r_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arg1_r_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arg1_r_ce1;
    end else begin
        arg1_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        arg1_r_we0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_arg1_r_we0;
    end else begin
        arg1_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        arr_1_address0 = arr_1_addr_3_reg_1951;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_1_address0 = arr_1_addr_reg_1967;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        arr_1_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        arr_1_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        arr_1_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_1_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_465_arr_1_address0;
    end else begin
        arr_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        arr_1_address1 = arr_1_addr_4_reg_1956;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_1_address1 = arr_1_addr_2_reg_2069;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        arr_1_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        arr_1_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        arr_1_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_1_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_1_address1;
    end else begin
        arr_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26)))) begin
        arr_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_1_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_465_arr_1_ce0;
    end else begin
        arr_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26)))) begin
        arr_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_1_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_1_ce1;
    end else begin
        arr_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add23924_out;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_1_d0 = add_ln61_3_reg_2194;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        arr_1_d0 = add_ln50_4_fu_922_p2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_465_arr_1_d0;
    end else begin
        arr_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        arr_1_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add30120_out;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_1_d1 = add_ln64_2_fu_1251_p2;
    end else begin
        arr_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26)))) begin
        arr_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_1_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_465_arr_1_we0;
    end else begin
        arr_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26)))) begin
        arr_1_we1 = 1'b1;
    end else begin
        arr_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        arr_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        arr_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        arr_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        arr_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        arr_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_465_arr_address0;
    end else begin
        arr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        arr_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        arr_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        arr_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        arr_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_address1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_address1;
    end else begin
        arr_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        arr_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_465_arr_ce0;
    end else begin
        arr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state24) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26)))) begin
        arr_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_ce1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_ce1;
    end else begin
        arr_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add20414_out;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add33718_out;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_465_arr_d0;
    end else begin
        arr_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add27422_out;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add37116_out;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        arr_d1 = add_ln62_3_fu_1240_p2;
    end else begin
        arr_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        arr_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_arr_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_arr_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_465_arr_we0;
    end else begin
        arr_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26)))) begin
        arr_we1 = 1'b1;
    end else begin
        arr_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_542_p0 = zext_ln62_fu_1211_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_542_p0 = mul219_cast_fu_1024_p1;
    end else begin
        grp_fu_542_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_542_p1 = zext_ln62_1_fu_1215_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_542_p1 = arg1_r_load_12_cast_fu_1029_p1;
    end else begin
        grp_fu_542_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_718_p0 = arg1_r_load_5_reg_1909;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_fu_718_p0 = arg1_r_q0;
    end else begin
        grp_fu_718_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_718_p1 = 32'd19;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state24))) begin
        grp_fu_718_p1 = 32'd38;
    end else begin
        grp_fu_718_p1 = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln17_fu_766_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
        mem_AWADDR = sext_ln126_fu_1779_p1;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34))) begin
        mem_AWADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
        mem_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34))) begin
        mem_AWLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34))) begin
        mem_AWVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34))) begin
        mem_BREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34))) begin
        mem_WVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        out1_w_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        out1_w_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        out1_w_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        out1_w_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        out1_w_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        out1_w_address0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_out1_w_address0;
    end else begin
        out1_w_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        out1_w_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        out1_w_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        out1_w_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        out1_w_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        out1_w_address1 = 64'd0;
    end else begin
        out1_w_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state33)))) begin
        out1_w_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        out1_w_ce0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_out1_w_ce0;
    end else begin
        out1_w_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state33)))) begin
        out1_w_ce1 = 1'b1;
    end else begin
        out1_w_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        out1_w_d0 = zext_ln122_fu_1775_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        out1_w_d0 = zext_ln120_fu_1767_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        out1_w_d0 = zext_ln118_fu_1759_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        out1_w_d0 = zext_ln116_fu_1751_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        out1_w_d0 = zext_ln114_1_fu_1716_p1;
    end else begin
        out1_w_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        out1_w_d1 = zext_ln121_fu_1771_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        out1_w_d1 = zext_ln119_fu_1763_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        out1_w_d1 = zext_ln117_fu_1755_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        out1_w_d1 = add_ln115_1_fu_1744_p2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        out1_w_d1 = zext_ln113_1_fu_1679_p1;
    end else begin
        out1_w_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state33)))) begin
        out1_w_we0 = 1'b1;
    end else begin
        out1_w_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state33)))) begin
        out1_w_we1 = 1'b1;
    end else begin
        out1_w_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln113_10_fu_1615_p2 = (trunc_ln50_1_reg_2053 + trunc_ln50_reg_2048);

assign add_ln113_1_fu_1349_p2 = (zext_ln113_3_fu_1331_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add27422_out);

assign add_ln113_2_fu_1383_p2 = (zext_ln113_4_fu_1365_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add23924_out);

assign add_ln113_3_fu_1417_p2 = (zext_ln113_5_fu_1399_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add37116_out);

assign add_ln113_4_fu_1447_p2 = (zext_ln113_6_fu_1433_p1 + add_ln64_2_reg_2245);

assign add_ln113_5_fu_1476_p2 = (zext_ln113_7_fu_1462_p1 + add_ln62_3_reg_2235);

assign add_ln113_6_fu_1562_p2 = (zext_ln113_8_fu_1559_p1 + add_ln61_3_reg_2194);

assign add_ln113_7_fu_1595_p2 = (zext_ln113_9_fu_1577_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add20414_out);

assign add_ln113_8_fu_1629_p2 = (zext_ln113_10_fu_1611_p1 + add_ln50_4_reg_2058);

assign add_ln113_9_fu_1674_p2 = (trunc_ln113_15_fu_1670_p1 + trunc_ln113_reg_2253);

assign add_ln113_fu_1315_p2 = (zext_ln113_2_fu_1297_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add30120_out);

assign add_ln114_1_fu_1711_p2 = (zext_ln114_3_fu_1707_p1 + add_ln114_2_reg_2269);

assign add_ln114_2_fu_1501_p2 = (trunc_ln113_3_fu_1305_p4 + trunc_ln113_1_fu_1301_p1);

assign add_ln114_fu_1687_p2 = (mul_ln113_fu_736_p2 + zext_ln114_fu_1684_p1);

assign add_ln115_1_fu_1744_p2 = (zext_ln115_2_fu_1741_p1 + zext_ln115_1_fu_1738_p1);

assign add_ln115_2_fu_1507_p2 = (trunc_ln113_5_fu_1339_p4 + trunc_ln113_2_fu_1335_p1);

assign add_ln115_fu_1724_p2 = (zext_ln114_2_fu_1703_p1 + zext_ln115_fu_1721_p1);

assign add_ln116_fu_1513_p2 = (trunc_ln113_7_fu_1373_p4 + trunc_ln113_4_fu_1369_p1);

assign add_ln117_fu_1519_p2 = (trunc_ln113_9_fu_1407_p4 + trunc_ln113_6_fu_1403_p1);

assign add_ln118_1_fu_1525_p2 = (trunc_ln64_reg_2240 + trunc_ln113_s_fu_1437_p4);

assign add_ln118_fu_1530_p2 = (add_ln118_1_fu_1525_p2 + trunc_ln64_1_reg_2215);

assign add_ln119_1_fu_1535_p2 = (add_ln62_4_reg_2205 + trunc_ln5_fu_1257_p3);

assign add_ln119_2_fu_1540_p2 = (trunc_ln62_3_reg_2230 + trunc_ln113_8_fu_1466_p4);

assign add_ln119_fu_1545_p2 = (add_ln119_2_fu_1540_p2 + add_ln119_1_fu_1535_p2);

assign add_ln120_1_fu_1644_p2 = (trunc_ln61_2_reg_2189 + trunc_ln113_10_reg_2264);

assign add_ln120_fu_1648_p2 = (add_ln120_1_fu_1644_p2 + add_ln61_4_fu_1551_p2);

assign add_ln121_fu_1654_p2 = (trunc_ln113_12_fu_1585_p4 + trunc_ln113_11_fu_1581_p1);

assign add_ln122_fu_1660_p2 = (trunc_ln113_13_fu_1619_p4 + add_ln113_10_fu_1615_p2);

assign add_ln50_1_fu_896_p2 = (add_ln50_fu_890_p2 + arr_1_q1);

assign add_ln50_2_fu_902_p2 = (mul_ln50_fu_558_p2 + mul_ln50_4_fu_574_p2);

assign add_ln50_3_fu_908_p2 = (add_ln50_2_fu_902_p2 + mul_ln50_1_fu_562_p2);

assign add_ln50_4_fu_922_p2 = (add_ln50_3_fu_908_p2 + add_ln50_1_fu_896_p2);

assign add_ln50_fu_890_p2 = (mul_ln50_2_fu_566_p2 + mul_ln50_3_fu_570_p2);

assign add_ln60_1_fu_1108_p2 = (mul_ln60_2_fu_610_p2 + mul_ln60_3_fu_626_p2);

assign add_ln60_2_fu_1114_p2 = (add_ln60_1_fu_1108_p2 + mul_ln60_fu_582_p2);

assign add_ln60_3_fu_1120_p2 = (add_ln60_2_fu_1114_p2 + add_ln60_fu_1102_p2);

assign add_ln60_fu_1102_p2 = (reg_741 + mul_ln60_1_fu_598_p2);

assign add_ln61_1_fu_1133_p2 = (mul_ln61_1_fu_602_p2 + mul_ln61_2_fu_614_p2);

assign add_ln61_2_fu_1147_p2 = (add_ln61_1_fu_1133_p2 + add_ln61_fu_1127_p2);

assign add_ln61_3_fu_1157_p2 = (arr_1_q0 + add_ln61_2_fu_1147_p2);

assign add_ln61_4_fu_1551_p2 = (trunc_ln61_1_reg_2184 + trunc_ln61_reg_2179);

assign add_ln61_fu_1127_p2 = (mul_ln61_fu_586_p2 + mul_ln61_3_fu_630_p2);

assign add_ln62_1_fu_1183_p2 = (add_ln62_2_fu_1169_p2 + add_ln62_fu_1163_p2);

assign add_ln62_2_fu_1169_p2 = (mul_ln62_3_fu_634_p2 + mul_ln62_2_fu_618_p2);

assign add_ln62_3_fu_1240_p2 = (add_ln62_5_fu_1235_p2 + arr_q0);

assign add_ln62_4_fu_1189_p2 = (trunc_ln62_1_fu_1179_p1 + trunc_ln62_fu_1175_p1);

assign add_ln62_5_fu_1235_p2 = (add_ln62_1_reg_2200 + shl_ln4_fu_1219_p3);

assign add_ln62_fu_1163_p2 = (mul157_fu_578_p2 + mul_ln62_fu_590_p2);

assign add_ln64_1_fu_1201_p2 = (add_ln64_fu_1195_p2 + mul_ln64_1_fu_606_p2);

assign add_ln64_2_fu_1251_p2 = (arr_1_q1 + add_ln64_1_reg_2210);

assign add_ln64_fu_1195_p2 = (mul_ln64_2_fu_622_p2 + mul_ln64_fu_594_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

always @ (*) begin
    ap_block_state11_on_subcall_done = ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_ap_done == 1'b0) | (grp_fiat_25519_carry_square_Pipeline_1_fu_465_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign arg1_r_load_12_cast_fu_1029_p1 = $unsigned(arg1_r_load_9_reg_1991);

assign arr_1_addr_2_reg_2069 = 64'd1;

assign arr_1_addr_3_reg_1951 = 64'd2;

assign arr_1_addr_4_reg_1956 = 64'd3;

assign arr_1_addr_reg_1967 = 64'd0;

assign conv216_fu_983_p1 = $unsigned(arg1_r_load_7_reg_1939);

assign conv220_fu_988_p1 = mul219_reg_1999;

assign conv236_fu_999_p1 = empty_26_fu_994_p2;

assign conv261_fu_1014_p1 = empty_27_fu_1009_p2;

assign empty_26_fu_994_p2 = arg1_r_load_4_reg_1928 << 32'd1;

assign empty_27_fu_1009_p2 = arg1_r_load_3_reg_1887 << 32'd1;

assign empty_28_fu_1088_p2 = arg1_r_load_6_reg_1978 << 32'd2;

assign grp_fiat_25519_carry_square_Pipeline_1_fu_465_ap_start = grp_fiat_25519_carry_square_Pipeline_1_fu_465_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_471_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_479_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_488_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_ap_start_reg;

assign lshr_ln113_1_fu_1321_p4 = {{add_ln113_fu_1315_p2[63:25]}};

assign lshr_ln113_2_fu_1355_p4 = {{add_ln113_1_fu_1349_p2[63:26]}};

assign lshr_ln113_3_fu_1389_p4 = {{add_ln113_2_fu_1383_p2[63:25]}};

assign lshr_ln113_4_fu_1423_p4 = {{add_ln113_3_fu_1417_p2[63:26]}};

assign lshr_ln113_5_fu_1452_p4 = {{add_ln113_4_fu_1447_p2[63:25]}};

assign lshr_ln113_7_fu_1567_p4 = {{add_ln113_6_fu_1562_p2[63:25]}};

assign lshr_ln113_8_fu_1601_p4 = {{add_ln113_7_fu_1595_p2[63:26]}};

assign lshr_ln2_fu_1287_p4 = {{grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add33718_out[63:26]}};

assign mul157_fu_578_p0 = mul157_fu_578_p00;

assign mul157_fu_578_p00 = mul45_reg_1871;

assign mul157_fu_578_p1 = mul157_fu_578_p10;

assign mul157_fu_578_p10 = $unsigned(arg1_r_load_1_reg_1865);

assign mul202_fu_638_p0 = zext_ln50_8_fu_870_p1;

assign mul202_fu_638_p1 = zext_ln50_8_fu_870_p1;

assign mul211_fu_643_p0 = mul211_fu_643_p00;

assign mul211_fu_643_p00 = mul16_reg_1853;

assign mul211_fu_643_p1 = mul211_fu_643_p10;

assign mul211_fu_643_p10 = $unsigned(arg1_r_load_reg_1847);

assign mul219_cast_fu_1024_p1 = mul219_reg_1999;

assign mul221_fu_648_p0 = conv216_fu_983_p1;

assign mul221_fu_648_p1 = conv220_fu_988_p1;

assign mul229_fu_653_p0 = zext_ln64_1_fu_962_p1;

assign mul229_fu_653_p1 = zext_ln50_fu_784_p1;

assign mul237_fu_658_p0 = conv236_fu_999_p1;

assign mul237_fu_658_p1 = zext_ln50_2_fu_808_p1;

assign mul244_cast_fu_1043_p1 = mul244_reg_2005;

assign mul244_fu_725_p1 = 32'd19;

assign mul246_fu_663_p0 = mul246_fu_663_p00;

assign mul246_fu_663_p00 = mul244_reg_2005;

assign mul246_fu_663_p1 = conv216_fu_983_p1;

assign mul254_fu_668_p0 = conv236_fu_999_p1;

assign mul254_fu_668_p1 = zext_ln50_fu_784_p1;

assign mul262_fu_673_p0 = conv261_fu_1014_p1;

assign mul262_fu_673_p1 = zext_ln50_2_fu_808_p1;

assign mul282916_fu_546_p0 = mul244_cast_fu_1043_p1;

assign mul282916_fu_546_p1 = mul282916_fu_546_p10;

assign mul282916_fu_546_p10 = $unsigned(arg1_r_load_9_reg_1991);

assign mul290_fu_678_p0 = conv261_fu_1014_p1;

assign mul290_fu_678_p1 = zext_ln50_fu_784_p1;

assign mul299_fu_683_p0 = zext_ln50_8_fu_870_p1;

assign mul299_fu_683_p1 = conv220_fu_988_p1;

assign mul2_fu_1034_p3 = {{grp_fu_542_p2}, {1'd0}};

assign mul309814_fu_550_p0 = mul244_cast_fu_1043_p1;

assign mul309814_fu_550_p1 = mul309814_fu_550_p10;

assign mul309814_fu_550_p10 = arg1_r_q1;

assign mul316_fu_730_p1 = 32'd38;

assign mul318_fu_688_p0 = mul318_fu_688_p00;

assign mul318_fu_688_p00 = mul316_reg_2023;

assign mul318_fu_688_p1 = mul318_fu_688_p10;

assign mul318_fu_688_p10 = $unsigned(arg1_r_load_9_reg_1991);

assign mul325_fu_693_p0 = zext_ln50_fu_784_p1;

assign mul325_fu_693_p1 = zext_ln50_fu_784_p1;

assign mul335712_fu_554_p0 = mul335712_fu_554_p00;

assign mul335712_fu_554_p00 = mul219_reg_1999;

assign mul335712_fu_554_p1 = mul335712_fu_554_p10;

assign mul335712_fu_554_p10 = arg1_r_load_6_reg_1978;

assign mul344_fu_698_p0 = zext_ln64_fu_949_p1;

assign mul344_fu_698_p1 = zext_ln50_fu_784_p1;

assign mul353_fu_703_p0 = mul353_fu_703_p00;

assign mul353_fu_703_p00 = empty_28_fu_1088_p2;

assign mul353_fu_703_p1 = zext_ln50_2_fu_808_p1;

assign mul360_fu_708_p0 = zext_ln50_4_fu_829_p1;

assign mul360_fu_708_p1 = zext_ln50_4_fu_829_p1;

assign mul369_fu_713_p0 = conv220_fu_988_p1;

assign mul369_fu_713_p1 = mul369_fu_713_p10;

assign mul369_fu_713_p10 = $unsigned(arg1_r_load_5_reg_1909);

assign mul3_fu_1048_p3 = {{mul282916_fu_546_p2}, {1'd0}};

assign mul4_fu_1062_p3 = {{mul309814_fu_550_p2}, {1'd0}};

assign mul5_fu_1079_p3 = {{mul335712_fu_554_p2}, {1'd0}};

assign mul_ln113_fu_736_p0 = mul_ln113_fu_736_p00;

assign mul_ln113_fu_736_p00 = trunc_ln113_14_reg_2300;

assign mul_ln113_fu_736_p1 = 44'd19;

assign mul_ln50_1_fu_562_p0 = zext_ln50_2_fu_808_p1;

assign mul_ln50_1_fu_562_p1 = zext_ln50_3_fu_823_p1;

assign mul_ln50_2_fu_566_p0 = zext_ln50_5_fu_844_p1;

assign mul_ln50_2_fu_566_p1 = zext_ln50_4_fu_829_p1;

assign mul_ln50_3_fu_570_p0 = zext_ln50_7_fu_862_p1;

assign mul_ln50_3_fu_570_p1 = zext_ln50_6_fu_850_p1;

assign mul_ln50_4_fu_574_p0 = zext_ln50_9_fu_883_p1;

assign mul_ln50_4_fu_574_p1 = zext_ln50_8_fu_870_p1;

assign mul_ln50_fu_558_p0 = zext_ln50_fu_784_p1;

assign mul_ln50_fu_558_p1 = mul_ln50_fu_558_p10;

assign mul_ln50_fu_558_p10 = shl_ln50_fu_798_p2;

assign mul_ln60_1_fu_598_p0 = mul_ln60_1_fu_598_p00;

assign mul_ln60_1_fu_598_p00 = shl_ln60_fu_933_p2;

assign mul_ln60_1_fu_598_p1 = zext_ln50_2_fu_808_p1;

assign mul_ln60_2_fu_610_p0 = zext_ln50_7_fu_862_p1;

assign mul_ln60_2_fu_610_p1 = zext_ln50_4_fu_829_p1;

assign mul_ln60_3_fu_626_p0 = mul_ln60_3_fu_626_p00;

assign mul_ln60_3_fu_626_p00 = shl_ln60_1_fu_969_p2;

assign mul_ln60_3_fu_626_p1 = zext_ln50_6_fu_850_p1;

assign mul_ln60_fu_582_p0 = zext_ln50_fu_784_p1;

assign mul_ln60_fu_582_p1 = zext_ln50_3_fu_823_p1;

assign mul_ln61_1_fu_602_p0 = zext_ln50_7_fu_862_p1;

assign mul_ln61_1_fu_602_p1 = zext_ln50_2_fu_808_p1;

assign mul_ln61_2_fu_614_p0 = zext_ln50_9_fu_883_p1;

assign mul_ln61_2_fu_614_p1 = zext_ln50_4_fu_829_p1;

assign mul_ln61_3_fu_630_p0 = zext_ln64_fu_949_p1;

assign mul_ln61_3_fu_630_p1 = zext_ln50_6_fu_850_p1;

assign mul_ln61_fu_586_p0 = zext_ln50_5_fu_844_p1;

assign mul_ln61_fu_586_p1 = zext_ln50_fu_784_p1;

assign mul_ln62_2_fu_618_p0 = zext_ln64_fu_949_p1;

assign mul_ln62_2_fu_618_p1 = zext_ln50_4_fu_829_p1;

assign mul_ln62_3_fu_634_p0 = zext_ln64_1_fu_962_p1;

assign mul_ln62_3_fu_634_p1 = zext_ln50_6_fu_850_p1;

assign mul_ln62_fu_590_p0 = zext_ln50_7_fu_862_p1;

assign mul_ln62_fu_590_p1 = zext_ln50_fu_784_p1;

assign mul_ln64_1_fu_606_p0 = zext_ln64_fu_949_p1;

assign mul_ln64_1_fu_606_p1 = zext_ln50_2_fu_808_p1;

assign mul_ln64_2_fu_622_p0 = zext_ln64_1_fu_962_p1;

assign mul_ln64_2_fu_622_p1 = zext_ln50_4_fu_829_p1;

assign mul_ln64_fu_594_p0 = zext_ln50_9_fu_883_p1;

assign mul_ln64_fu_594_p1 = zext_ln50_fu_784_p1;

assign sext_ln126_fu_1779_p1 = $signed(trunc_ln8_reg_1831);

assign sext_ln17_fu_766_p1 = $signed(trunc_ln_reg_1825);

assign shl_ln4_fu_1219_p3 = {{grp_fu_542_p2}, {1'd0}};

assign shl_ln50_1_fu_818_p2 = arg1_r_load_1_reg_1865 << 32'd1;

assign shl_ln50_2_fu_839_p2 = arg1_r_load_5_reg_1909 << 32'd1;

assign shl_ln50_3_fu_857_p2 = arg1_r_load_7_reg_1939 << 32'd1;

assign shl_ln50_4_fu_878_p2 = arg1_r_load_9_reg_1991 << 32'd1;

assign shl_ln50_fu_798_p2 = arg1_r_load_reg_1847 << 32'd1;

assign shl_ln60_1_fu_969_p2 = arg1_r_load_9_reg_1991 << 32'd2;

assign shl_ln60_fu_933_p2 = arg1_r_load_5_reg_1909 << 32'd2;

assign shl_ln64_1_fu_957_p2 = arg1_r_load_6_reg_1978 << 32'd1;

assign shl_ln64_fu_943_p2 = arg1_r_q1 << 32'd1;

assign tmp_s_fu_1693_p4 = {{add_ln114_fu_1687_p2[43:26]}};

assign trunc_ln113_11_fu_1581_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add20414_out[25:0];

assign trunc_ln113_12_fu_1585_p4 = {{add_ln113_6_fu_1562_p2[50:25]}};

assign trunc_ln113_13_fu_1619_p4 = {{add_ln113_7_fu_1595_p2[50:26]}};

assign trunc_ln113_15_fu_1670_p1 = mul_ln113_fu_736_p2[25:0];

assign trunc_ln113_1_fu_1301_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add30120_out[24:0];

assign trunc_ln113_2_fu_1335_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add27422_out[25:0];

assign trunc_ln113_3_fu_1305_p4 = {{grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add33718_out[50:26]}};

assign trunc_ln113_4_fu_1369_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add23924_out[24:0];

assign trunc_ln113_5_fu_1339_p4 = {{add_ln113_fu_1315_p2[50:25]}};

assign trunc_ln113_6_fu_1403_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add37116_out[25:0];

assign trunc_ln113_7_fu_1373_p4 = {{add_ln113_1_fu_1349_p2[50:26]}};

assign trunc_ln113_8_fu_1466_p4 = {{add_ln113_4_fu_1447_p2[50:25]}};

assign trunc_ln113_9_fu_1407_p4 = {{add_ln113_2_fu_1383_p2[50:25]}};

assign trunc_ln113_fu_1283_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_496_add33718_out[25:0];

assign trunc_ln113_s_fu_1437_p4 = {{add_ln113_3_fu_1417_p2[50:26]}};

assign trunc_ln50_1_fu_918_p1 = add_ln50_3_fu_908_p2[24:0];

assign trunc_ln50_fu_914_p1 = add_ln50_1_fu_896_p2[24:0];

assign trunc_ln5_fu_1257_p3 = {{trunc_ln62_2_reg_2225}, {1'd0}};

assign trunc_ln61_1_fu_1143_p1 = add_ln61_1_fu_1133_p2[24:0];

assign trunc_ln61_2_fu_1153_p1 = arr_1_q0[24:0];

assign trunc_ln61_fu_1139_p1 = add_ln61_fu_1127_p2[24:0];

assign trunc_ln62_1_fu_1179_p1 = add_ln62_2_fu_1169_p2[25:0];

assign trunc_ln62_2_fu_1227_p1 = grp_fu_542_p2[24:0];

assign trunc_ln62_3_fu_1231_p1 = arr_q0[25:0];

assign trunc_ln62_fu_1175_p1 = add_ln62_fu_1163_p2[25:0];

assign trunc_ln64_1_fu_1207_p1 = add_ln64_1_fu_1201_p2[24:0];

assign trunc_ln64_fu_1247_p1 = arr_1_q1[24:0];

assign zext_ln113_10_fu_1611_p1 = lshr_ln113_8_fu_1601_p4;

assign zext_ln113_1_fu_1679_p1 = add_ln113_9_fu_1674_p2;

assign zext_ln113_2_fu_1297_p1 = lshr_ln2_fu_1287_p4;

assign zext_ln113_3_fu_1331_p1 = lshr_ln113_1_fu_1321_p4;

assign zext_ln113_4_fu_1365_p1 = lshr_ln113_2_fu_1355_p4;

assign zext_ln113_5_fu_1399_p1 = lshr_ln113_3_fu_1389_p4;

assign zext_ln113_6_fu_1433_p1 = lshr_ln113_4_fu_1423_p4;

assign zext_ln113_7_fu_1462_p1 = lshr_ln113_5_fu_1452_p4;

assign zext_ln113_8_fu_1559_p1 = lshr_ln113_6_reg_2259;

assign zext_ln113_9_fu_1577_p1 = lshr_ln113_7_fu_1567_p4;

assign zext_ln114_1_fu_1716_p1 = add_ln114_1_fu_1711_p2;

assign zext_ln114_2_fu_1703_p1 = tmp_s_fu_1693_p4;

assign zext_ln114_3_fu_1707_p1 = tmp_s_fu_1693_p4;

assign zext_ln114_fu_1684_p1 = trunc_ln113_reg_2253;

assign zext_ln115_1_fu_1738_p1 = tmp_reg_2320;

assign zext_ln115_2_fu_1741_p1 = add_ln115_2_reg_2275;

assign zext_ln115_fu_1721_p1 = add_ln114_2_reg_2269;

assign zext_ln116_fu_1751_p1 = add_ln116_reg_2280;

assign zext_ln117_fu_1755_p1 = add_ln117_reg_2285;

assign zext_ln118_fu_1759_p1 = add_ln118_reg_2290;

assign zext_ln119_fu_1763_p1 = add_ln119_reg_2295;

assign zext_ln120_fu_1767_p1 = add_ln120_reg_2305;

assign zext_ln121_fu_1771_p1 = add_ln121_reg_2310;

assign zext_ln122_fu_1775_p1 = add_ln122_reg_2315;

assign zext_ln50_2_fu_808_p1 = arg1_r_load_3_reg_1887;

assign zext_ln50_3_fu_823_p1 = shl_ln50_1_fu_818_p2;

assign zext_ln50_4_fu_829_p1 = arg1_r_load_4_reg_1928;

assign zext_ln50_5_fu_844_p1 = shl_ln50_2_fu_839_p2;

assign zext_ln50_6_fu_850_p1 = arg1_r_load_6_reg_1978;

assign zext_ln50_7_fu_862_p1 = shl_ln50_3_fu_857_p2;

assign zext_ln50_8_fu_870_p1 = arg1_r_q1;

assign zext_ln50_9_fu_883_p1 = shl_ln50_4_fu_878_p2;

assign zext_ln50_fu_784_p1 = arg1_r_load_2_reg_1899;

assign zext_ln62_1_fu_1215_p1 = shl_ln50_4_reg_2043;

assign zext_ln62_fu_1211_p1 = arg1_r_load_3_reg_1887;

assign zext_ln64_1_fu_962_p1 = shl_ln64_1_fu_957_p2;

assign zext_ln64_fu_949_p1 = shl_ln64_fu_943_p2;

always @ (posedge ap_clk) begin
    shl_ln50_4_reg_2043[0] <= 1'b0;
    mul2_reg_2114[0] <= 1'b0;
    mul3_reg_2119[0] <= 1'b0;
    mul4_reg_2134[0] <= 1'b0;
    mul5_reg_2149[0] <= 1'b0;
end

endmodule //fiat_25519_carry_square
