library ieee;
use ieee.numeric_std.all;
use iee.std_logic_1164.all;

entity ROM_7_seg is
	port(
			address : in std_logic_vector(3 downto 0);
			HEX 		: out std_logic_vector(6 downto 0)
		);
end ROm_7_seg;

architecture of RTL is

begin

process(address)
begin
	case address is
		when "0000" => HEX <= "0000001";
		when "0001" => HEX <= "1001111";
		when "0010" => HEX <= "0010010";
		when "0011" => HEX <= "0000110";
		when "0100" => HEX <= "1001000";
		when "0101" => HEX <= "0100100";
		when "0110" => HEX <= "0100000";
		when "1000" => HEX <= "0000000";
		when "1001" => HEX <= "0000100";
		when "1011" => HEX <= "1100000";
		when "1100" => HEX <= "0110001";
		when "1101" => HEX <= "1000010";
		when "1110" => HEX <= "0110000";
		when "1111" => HEX <= "0110000";
		when others => HEX <= "1111111";
	end case;
end process
			