timestamp=1619017014560

[~A]
LastVerilogToplevel=shift_register_tb
ModifyID=1
Version=74
design.sv_testbench.sv=0*626*1520

[~MFT]
0=5|0work.mgf|1520|0
1=3|1work.mgf|1845|0
3=6|3work.mgf|2318|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2020.04.130 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c9216542a1ebefb229aea588bc71880e65747

[shift_register]
A/shift_register=22|../design.sv|4|1*390
BinL64/shift_register=3*174
R=../design.sv|4
SLP=3*757
Version=2020.04.130 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|8b0936a0db3d513519093826821bfa451c298ca80f5e6fe41f050e165e937210d72f54492c8bca298a9635284b6d341a

[shift_register_tb]
A/shift_register_tb=22|../testbench.sv|2|1*1845
BinL64/shift_register_tb=3*1069
R=../testbench.sv|2
SLP=3*2318
Version=2020.04.130 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|8b0936a0db3d513519093826821bfa455484e47b4db96039d32427655ec2a6819daeec4d53ec215c093f25176ba20a5e

[~U]
$root=12|0*0|
shift_register=12|0*182|
shift_register_tb=12|0*443||0x10
