
*** Running vivado
    with args -log apex_control_mgt_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source apex_control_mgt_top.tcl -notrace


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source apex_control_mgt_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/myip_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/myip_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_buf_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_buf_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_buf_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/axis_jtag'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3013.195 ; gain = 1100.984 ; free physical = 4966 ; free virtual = 7800
Command: link_design -top apex_control_mgt_top -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'bdw/design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'bdw/design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_jtag_0_0/design_1_axis_jtag_0_0.dcp' for cell 'bdw/design_1_i/axis_jtag_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'bdw/design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'bdw/design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_jtag_logic_0_0/design_1_jtag_logic_0_0.dcp' for cell 'bdw/design_1_i/jtag_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_jtag_logic_0_1/design_1_jtag_logic_0_1.dcp' for cell 'bdw/design_1_i/jtag_logic_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_3/design_1_proc_sys_reset_0_3.dcp' for cell 'bdw/design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0.dcp' for cell 'bdw/design_1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_0/design_1_system_ila_1_0.dcp' for cell 'bdw/design_1_i/system_ila_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/design_1_xxv_ethernet_0_0.dcp' for cell 'bdw/design_1_i/xxv_ethernet_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_0_0/design_1_axi_chip2chip_0_0.dcp' for cell 'bdw/design_1_i/C2C/axi_chip2chip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_1_0/design_1_axi_chip2chip_1_0.dcp' for cell 'bdw/design_1_i/C2C/axi_chip2chip_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axisafety_1_0/design_1_axisafety_1_0.dcp' for cell 'bdw/design_1_i/C2C/axisafety_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axisafety_2_0/design_1_axisafety_2_0.dcp' for cell 'bdw/design_1_i/C2C/axisafety_2'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'bdw/design_1_i/IPMC/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0.dcp' for cell 'bdw/design_1_i/IPMC/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'bdw/design_1_i/IPMC/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp' for cell 'bdw/design_1_i/IPMC/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2cSlave_0_0/design_1_i2cSlave_0_0.dcp' for cell 'bdw/design_1_i/IPMC/i2cSlave_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2cSlave_1_0/design_1_i2cSlave_1_0.dcp' for cell 'bdw/design_1_i/IPMC/i2cSlave_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2c_master_0_4/design_1_i2c_master_0_4.dcp' for cell 'bdw/design_1_i/IPMC/i2c_master_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2c_switch_dual_0_0/design_1_i2c_switch_dual_0_0.dcp' for cell 'bdw/design_1_i/IPMC/i2c_switch_dual_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_ipmb_watchdog_0_0/design_1_ipmb_watchdog_0_0.dcp' for cell 'bdw/design_1_i/IPMC/ipmb_watchdog_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/design_1_system_ila_2_0.dcp' for cell 'bdw/design_1_i/IPMC/system_ila_2'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_jtag_0_0/design_1_axi_jtag_0_0.dcp' for cell 'bdw/design_1_i/JTAG/axi_jtag_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_jtag_1_0/design_1_axi_jtag_1_0.dcp' for cell 'bdw/design_1_i/JTAG/axi_jtag_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xbar_3/design_1_xbar_3.dcp' for cell 'bdw/design_1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2.dcp' for cell 'bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3.dcp' for cell 'bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axisafety_2_1/design_1_axisafety_2_1.dcp' for cell 'bdw/design_1_i/bram_loopback/axisafety_2'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1.dcp' for cell 'bdw/design_1_i/cpu/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'bdw/design_1_i/cpu/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'bdw/design_1_i/cpu/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.dcp' for cell 'bdw/design_1_i/cpu/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2.dcp' for cell 'bdw/design_1_i/cpu/proc_sys_reset_2'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_2_0/design_1_proc_sys_reset_2_0.dcp' for cell 'bdw/design_1_i/cpu/proc_sys_reset_3'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_management_wiz_0_0/design_1_system_management_wiz_0_0.dcp' for cell 'bdw/design_1_i/cpu/system_management_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'bdw/design_1_i/cpu/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_400/design_1_s00_data_fifo_400.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_400/design_1_s00_regslice_400.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_401/design_1_s00_data_fifo_401.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_401/design_1_s00_regslice_401.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_402/design_1_s00_data_fifo_402.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_402/design_1_s00_regslice_402.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xbar_4/design_1_xbar_4.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_4/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xbar_5/design_1_xbar_5.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_4/design_1_auto_cc_4.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_5/design_1_auto_cc_5.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_6/design_1_auto_pc_6.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_7/design_1_auto_pc_7.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_8/design_1_auto_pc_8.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_9/design_1_auto_pc_9.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_10/design_1_auto_pc_10.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_pc_11/design_1_auto_pc_11.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m15_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_403/design_1_s00_data_fifo_403.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_403/design_1_s00_regslice_403.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_0/design_1_s01_regslice_0.dcp' for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/design_1_debug_bridge_0_0.dcp' for cell 'bdw/design_1_i/dbg/debug_bridge_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_1_0/design_1_debug_bridge_1_0.dcp' for cell 'bdw/design_1_i/dbg/debug_bridge_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0.dcp' for cell 'bdw/design_1_i/hier_0/axi_mcdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0.dcp' for cell 'bdw/design_1_i/hier_0/axis_data_fifo_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_2_0/design_1_axis_data_fifo_2_0.dcp' for cell 'bdw/design_1_i/hier_0/axis_data_fifo_2'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_3_0/design_1_axis_data_fifo_3_0.dcp' for cell 'bdw/design_1_i/hier_0/axis_data_fifo_3'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_4_0/design_1_axis_data_fifo_4_0.dcp' for cell 'bdw/design_1_i/hier_0/axis_data_fifo_4'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_5_0/design_1_axis_data_fifo_5_0.dcp' for cell 'bdw/design_1_i/hier_0/axis_data_fifo_5'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_cntrl_strm_rd_0_0/design_1_cntrl_strm_rd_0_0.dcp' for cell 'bdw/design_1_i/hier_0/cntrl_strm_rd_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_csum_rx_rss_0_0/design_1_csum_rx_rss_0_0.dcp' for cell 'bdw/design_1_i/hier_0/csum_rx_rss_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_pkt_overflow_logic_0_0/design_1_pkt_overflow_logic_0_0.dcp' for cell 'bdw/design_1_i/hier_0/pkt_overflow_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.dcp' for cell 'bdw/design_1_i/hier_0/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_tdest_align_0_0/design_1_tdest_align_0_0.dcp' for cell 'bdw/design_1_i/hier_0/tdest_align_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_tdest_mapper_0_0/design_1_tdest_mapper_0_0.dcp' for cell 'bdw/design_1_i/hier_0/tdest_mapper_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_tx_csum_0_1/design_1_tx_csum_0_1.dcp' for cell 'bdw/design_1_i/hier_0/tx_csum_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/design_1_util_reduced_logic_0_0.dcp' for cell 'bdw/design_1_i/hier_0/util_reduced_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_1/design_1_util_reduced_logic_0_1.dcp' for cell 'bdw/design_1_i/hier_0/util_reduced_logic_1'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_2/design_1_util_reduced_logic_0_2.dcp' for cell 'bdw/design_1_i/hier_0/util_reduced_logic_2'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_2_0/design_1_util_reduced_logic_2_0.dcp' for cell 'bdw/design_1_i/hier_0/util_reduced_logic_3'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_reduced_logic_3_0/design_1_util_reduced_logic_3_0.dcp' for cell 'bdw/design_1_i/hier_0/util_reduced_logic_4'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'bdw/design_1_i/hier_0/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_1/design_1_util_vector_logic_1_1.dcp' for cell 'bdw/design_1_i/hier_0/util_vector_logic_1'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3385.828 ; gain = 0.000 ; free physical = 3701 ; free virtual = 6535
INFO: [Netlist 29-17] Analyzing 3741 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx0_scl_i' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx0_scl_i' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx0_scl_i' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx0_sda_i' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx0_sda_i' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx0_sda_i' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx1_scl_i' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx1_scl_i' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx1_scl_i' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx1_sda_i' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx1_sda_i' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/rx1_sda_i' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_i_out[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_i_out[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_i_out[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_i_out[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_i_out[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_i_out[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_t_out[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_t_out[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_t_out[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_t_out[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_t_out[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/scl_t_out[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_i_out[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_i_out[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_i_out[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_i_out[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_i_out[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_i_out[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_t_out[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_t_out[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_t_out[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_t_out[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_t_out[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'bdw/design_1_i/IPMC/i2c_switch_dual_0/sda_t_out[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib UUID: 61559e89-bc2c-59d3-aa24-f5762eded609 
INFO: [Chipscope 16-324] Core: bdw/design_1_i/ila_0 UUID: 70b875bf-edad-50b7-ad84-3eb5b65cd18e 
INFO: [Chipscope 16-324] Core: bdw/design_1_i/system_ila_0/inst/ila_lib UUID: 4f3ecc65-7a1a-5ffe-a978-b981eb020894 
INFO: [Chipscope 16-324] Core: bdw/design_1_i/system_ila_1/inst/ila_lib UUID: 6d6e1afe-f83a-5f0d-bd39-19cef8fbdcd0 
INFO: [Chipscope 16-324] Core: c2c_mgt/c2c_gth_7p8125g_vio_0_inst UUID: c760e9cc-1c2a-50e7-9403-2894323b8169 
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'bdw/design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'bdw/design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_3_0/design_1_axi_iic_3_0_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_3/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_3_0/design_1_axi_iic_3_0_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_3/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_3_1/design_1_axi_iic_3_1_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_4/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_3_1/design_1_axi_iic_3_1_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_4/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bdw/design_1_i/ila_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bdw/design_1_i/ila_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'bdw/design_1_i/ila_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'bdw/design_1_i/ila_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'bdw/design_1_i/registers/axi_gpio_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'bdw/design_1_i/registers/axi_gpio_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'bdw/design_1_i/registers/axi_gpio_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'bdw/design_1_i/registers/axi_gpio_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_board.xdc] for cell 'bdw/design_1_i/hier_0/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_board.xdc] for cell 'bdw/design_1_i/hier_0/proc_sys_reset_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.xdc] for cell 'bdw/design_1_i/hier_0/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.xdc] for cell 'bdw/design_1_i/hier_0/proc_sys_reset_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0.xdc] for cell 'bdw/design_1_i/hier_0/axi_mcdma_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0.xdc] for cell 'bdw/design_1_i/hier_0/axi_mcdma_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_3/design_1_proc_sys_reset_0_3_board.xdc] for cell 'bdw/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_3/design_1_proc_sys_reset_0_3_board.xdc] for cell 'bdw/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_3/design_1_proc_sys_reset_0_3.xdc] for cell 'bdw/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_3/design_1_proc_sys_reset_0_3.xdc] for cell 'bdw/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_2_0/design_1_axi_iic_2_0_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_2/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_2_0/design_1_axi_iic_2_0_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_2/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'bdw/design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'bdw/design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'bdw/design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'bdw/design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bdw/design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bdw/design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'bdw/design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'bdw/design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bdw/design_1_i/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bdw/design_1_i/system_ila_1/inst/ila_lib/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'bdw/design_1_i/system_ila_1/inst/ila_lib/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'bdw/design_1_i/system_ila_1/inst/ila_lib/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/ip_0/synth/design_1_xxv_ethernet_0_0_gt.xdc] for cell 'bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/ip_0/synth/design_1_xxv_ethernet_0_0_gt.xdc] for cell 'bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/synth/design_1_xxv_ethernet_0_0_board.xdc] for cell 'bdw/design_1_i/xxv_ethernet_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/synth/design_1_xxv_ethernet_0_0_board.xdc] for cell 'bdw/design_1_i/xxv_ethernet_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/synth/design_1_xxv_ethernet_0_0.xdc] for cell 'bdw/design_1_i/xxv_ethernet_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/synth/design_1_xxv_ethernet_0_0.xdc] for cell 'bdw/design_1_i/xxv_ethernet_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g_vio_0/c2c_gth_7p8125g_vio_0.xdc] for cell 'c2c_mgt/c2c_gth_7p8125g_vio_0_inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g_vio_0/c2c_gth_7p8125g_vio_0.xdc] for cell 'c2c_mgt/c2c_gth_7p8125g_vio_0_inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g/synth/c2c_gth_7p8125g.xdc] for cell 'c2c_mgt/c2c_gth/inst'
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST'... c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST Instance c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST can not be placed in GTHE4_CHANNEL of site GTHE4_CHANNEL_X0Y4 because the bel is occupied by bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST. This could be caused by bel constraint conflict [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g/synth/c2c_gth_7p8125g.xdc:68]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/ip/c2c_gth_7p8125g/synth/c2c_gth_7p8125g.xdc] for cell 'c2c_mgt/c2c_gth/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_1/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_0_0/design_1_axi_chip2chip_0_0.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_0_0/design_1_axi_chip2chip_0_0.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_1_0/design_1_axi_chip2chip_1_0.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_1/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_1_0/design_1_axi_chip2chip_1_0.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_1/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_1/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_1/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_1/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_1/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'bdw/design_1_i/IPMC/axi_gpio_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_1/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/tmp_edit_project.gen/sources_1/ip/csum_fifo_fifo_generator_0_0/csum_fifo_fifo_generator_0_0.xdc] for cell 'bdw/design_1_i/hier_0/tx_csum_0/inst/csum_fifo_i/fifo_generator_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/tmp_edit_project.gen/sources_1/ip/csum_fifo_fifo_generator_0_0/csum_fifo_fifo_generator_0_0.xdc] for cell 'bdw/design_1_i/hier_0/tx_csum_0/inst/csum_fifo_i/fifo_generator_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2_board.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2_board.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_2/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_2/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_2_0/design_1_proc_sys_reset_2_0_board.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_3/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_2_0/design_1_proc_sys_reset_2_0_board.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_3/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_2_0/design_1_proc_sys_reset_2_0.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_3/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_2_0/design_1_proc_sys_reset_2_0.xdc] for cell 'bdw/design_1_i/cpu/proc_sys_reset_3/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_management_wiz_0_0/design_1_system_management_wiz_0_0_board.xdc] for cell 'bdw/design_1_i/cpu/system_management_wiz_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_management_wiz_0_0/design_1_system_management_wiz_0_0_board.xdc] for cell 'bdw/design_1_i/cpu/system_management_wiz_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_management_wiz_0_0/design_1_system_management_wiz_0_0.xdc] for cell 'bdw/design_1_i/cpu/system_management_wiz_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_system_management_wiz_0_0/design_1_system_management_wiz_0_0.xdc] for cell 'bdw/design_1_i/cpu/system_management_wiz_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_2/constraints/bs_switch.xdc] for cell 'bdw/design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_2/constraints/bs_switch.xdc] for cell 'bdw/design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_1_0/design_1_axi_iic_1_0_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_1/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_iic_1_0/design_1_axi_iic_1_0_board.xdc] for cell 'bdw/design_1_i/i2c/axi_iic_1/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc]
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/Kria_K26_SOM_Rev1.xdc]
WARNING: [Vivado 12-584] No ports matched 'som240_2_b10'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/Kria_K26_SOM_Rev1.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/Kria_K26_SOM_Rev1.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'som240_2_b9'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/Kria_K26_SOM_Rev1.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/Kria_K26_SOM_Rev1.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/Kria_K26_SOM_Rev1.xdc]
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/D'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:49]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'bdw/design_1_i/XG_0/xxv_ethernet_0/inst/i_XG_inst_0_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.XG_inst_0_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_rx_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
WARNING: [Vivado 12-508] No pins matched 'c2c_mgt/example_wrapper_inst/c2c_gth_7p8125g_inst/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
INFO: [Common 17-14] Message 'Vivado 12-508' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:71]
CRITICAL WARNING: [Constraints 18-1056] Clock 'gth_refclk0_c2m_p' completely overrides clock 'som240_2_c3'.
New: create_clock -period 6.400 -name gth_refclk0_c2m_p [get_ports som240_2_c3], [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:116]
Previous: create_clock -period 6.400 [get_ports som240_2_c3], [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_xxv_ethernet_0_0/synth/design_1_xxv_ethernet_0_0.xdc:65]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gtwiz_userclk_rx_inst/*gtwiz_userclk_rx_active_*_reg}'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:131]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells -hierarchical -filter {NAME =~ *gtwiz_userclk_rx_inst/*gtwiz_userclk_rx_active_*_reg}]'. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc:131]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/c2c_mgt.xdc]
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/debug.xdc]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/debug.xdc]
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/xdc/async.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/xdc/async.xdc:48]
INFO: [Timing 38-2] Deriving generated clocks [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/xdc/async.xdc:48]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 4234.105 ; gain = 513.297 ; free physical = 3036 ; free virtual = 5870
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/xdc/async.xdc]
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/xdc/top.xdc]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/xdc/top.xdc]
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/tmp_edit_project.gen/sources_1/ip/csum_fifo_fifo_generator_0_0/csum_fifo_fifo_generator_0_0_clocks.xdc] for cell 'bdw/design_1_i/hier_0/tx_csum_0/inst/csum_fifo_i/fifo_generator_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/tmp_edit_project.gen/sources_1/ip/csum_fifo_fifo_generator_0_0/csum_fifo_fifo_generator_0_0_clocks.xdc] for cell 'bdw/design_1_i/hier_0/tx_csum_0/inst/csum_fifo_i/fifo_generator_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_0_0/design_1_axi_chip2chip_0_0_clocks.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_0/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_0_0/design_1_axi_chip2chip_0_0_clocks.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_0/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_1_0/design_1_axi_chip2chip_1_0_clocks.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_1/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_1_0/design_1_axi_chip2chip_1_0_clocks.xdc] for cell 'bdw/design_1_i/C2C/axi_chip2chip_1/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_400/design_1_s00_regslice_400_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_400/design_1_s00_regslice_400_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_400/design_1_s00_regslice_400_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_400/design_1_s00_data_fifo_400_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_400/design_1_s00_data_fifo_400_clocks.xdc:2]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_400/design_1_s00_data_fifo_400_clocks.xdc:6]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_400/design_1_s00_data_fifo_400_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_401/design_1_s00_regslice_401_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_401/design_1_s00_regslice_401_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_401/design_1_s00_regslice_401_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_401/design_1_s00_data_fifo_401_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_401/design_1_s00_data_fifo_401_clocks.xdc:2]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_401/design_1_s00_data_fifo_401_clocks.xdc:6]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_401/design_1_s00_data_fifo_401_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m00_couplers/auto_cc/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m02_couplers/auto_cc/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m03_couplers/auto_cc/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc:17]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_4/m04_couplers/auto_cc/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_402/design_1_s00_regslice_402_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_402/design_1_s00_regslice_402_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_402/design_1_s00_regslice_402_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_402/design_1_s00_data_fifo_402_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_402/design_1_s00_data_fifo_402_clocks.xdc:2]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_402/design_1_s00_data_fifo_402_clocks.xdc:6]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_402/design_1_s00_data_fifo_402_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_403/design_1_s00_regslice_403_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_403/design_1_s00_regslice_403_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_403/design_1_s00_regslice_403_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_403/design_1_s00_data_fifo_403_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_403/design_1_s00_data_fifo_403_clocks.xdc:2]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_403/design_1_s00_data_fifo_403_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_0/design_1_s01_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_0/design_1_s01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_regslice_0/design_1_s01_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0_clocks.xdc:2]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/m02_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m02_couplers/m02_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_4/design_1_auto_cc_4_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_4/design_1_auto_cc_4_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_5/design_1_auto_cc_5_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_cc_5/design_1_auto_cc_5_clocks.xdc] for cell 'bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0_clocks.xdc] for cell 'bdw/design_1_i/hier_0/axi_mcdma_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_mcdma_0_0/design_1_axi_mcdma_0_0_clocks.xdc] for cell 'bdw/design_1_i/hier_0/axi_mcdma_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'bdw/design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'bdw/design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 345 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/cpu/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/cpu/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-1687] 64 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5474.941 ; gain = 0.000 ; free physical = 3140 ; free virtual = 5987
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1015 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 796 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 19 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 15 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 34 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 113 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 9 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1 instance 
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 20 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

133 Infos, 219 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:02:10 ; elapsed = 00:01:22 . Memory (MB): peak = 5474.941 ; gain = 2461.746 ; free physical = 3141 ; free virtual = 5988
source /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/utils_1/imports/apex_kria.srcs/sources_1/tcl/c2c_gt_refclk.tcl
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5474.941 ; gain = 0.000 ; free physical = 3129 ; free virtual = 5976

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:109] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:107] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:110] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:108] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 11191fbfd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 5474.941 ; gain = 0.000 ; free physical = 2979 ; free virtual = 5827

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell xsdbm_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 01a412aa92e1d1f2.
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5474.941 ; gain = 0.000 ; free physical = 2704 ; free virtual = 5566
Phase 1 Generate And Synthesize Debug Cores | Checksum: 22ee737df

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 5474.941 ; gain = 0.000 ; free physical = 2704 ; free virtual = 5566

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_1 into driver instance bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_i_1 into driver instance bdw/design_1_i/IPMC/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/axi_bvalid_int_i_3, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_1 into driver instance bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_i_1 into driver instance bdw/design_1_i/IPMC/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/axi_bvalid_int_i_3, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_config_inst/FSM_sequential_state[1]_i_10 into driver instance bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_config_inst/i2c_write_req_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][13]_srl32_i_1 into driver instance bdw/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[2]_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/USE_RTL_FIFO.data_srl_reg[31][15]_srl32_i_1 into driver instance bdw/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_araddr[3]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][15]_srl32_i_1 into driver instance bdw/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[3]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/bram_loopback/axisafety_2/inst/o_write_fault_i_2 into driver instance bdw/design_1_i/bram_loopback/axisafety_2/inst/o_write_fault_i_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[12]_i_1 into driver instance bdw/design_1_i/cpu/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_AWREADY.axi_awready_int_i_3, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/USE_RTL_FIFO.data_srl_reg[31][13]_srl32_i_1 into driver instance bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_axi_awaddr[2]_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1 into driver instance bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1 into driver instance bdw/design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i[0]_i_2__0 into driver instance bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i[0]_i_4__0, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_enc[4]_i_1 into driver instance bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_hot[15]_i_2, which resulted in an inversion of 24 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/gen_single_thread.active_target_enc[4]_i_1__0 into driver instance bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_single_thread.active_target_hot[14]_i_2__0, which resulted in an inversion of 24 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_target_enc[4]_i_1__1 into driver instance bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_hot[12]_i_2__0, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/gen_single_thread.active_target_enc[4]_i_1__2 into driver instance bdw/design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_single_thread.active_target_hot[14]_i_2__2, which resulted in an inversion of 25 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/GEN_MM2S_DMA_CONTROL.mm2s_stop_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/wraddr_int[8]_i_2 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/bmg_count[4]_i_3__17, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/wraddr_int[8]_i_2__0 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/bmg_count[4]_i_3__18, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/wraddr_int[8]_i_2__1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/bmg_count[4]_i_3__19, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/wraddr_int[8]_i_2__10 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/bmg_count[4]_i_3__4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/wraddr_int[8]_i_2__2 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/bmg_count[4]_i_3__20, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/wraddr_int[8]_i_2__3 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/bmg_count[4]_i_3__21, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/wraddr_int[8]_i_2__8 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/bmg_count[4]_i_3__2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/wraddr_int[8]_i_2__9 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/bmg_count[4]_i_3__3, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_side_band_tuser_valid_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_side_band_s2mm_tuser[15]_i_2, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_side_band_valid_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_GATE_GEN/ASYNC_CLOCKS.sg_side_band_s2mm[11]_i_2, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_tlast_out_i_1__0 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i_i_4__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sg_user_cache[19]_i_1 into driver instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sg_user_cache[19]_i_2, which resulted in an inversion of 92 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1 into driver instance bdw/design_1_i/hier_0/util_vector_logic_1/Res[0]_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1 into driver instance bdw/design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[5]_i_3, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance bdw/design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_3, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_3, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter[7]_i_2 into driver instance bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_i_2, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/statsreg_read_req_i_2 into driver instance bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/statsreg_read_req_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 187 inverter(s) to 10131 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/IPMC/system_ila_2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bdw/design_1_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 16cf42aa7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 5474.941 ; gain = 0.000 ; free physical = 2846 ; free virtual = 5708
INFO: [Opt 31-389] Phase Retarget created 589 cells and removed 1501 cells
INFO: [Opt 31-1021] In phase Retarget, 685 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 12 inverter(s) to 17 load pin(s).
Phase 3 Constant propagation | Checksum: 15c4c257c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 5474.941 ; gain = 0.000 ; free physical = 2845 ; free virtual = 5707
INFO: [Opt 31-389] Phase Constant propagation created 1732 cells and removed 6569 cells
INFO: [Opt 31-1021] In phase Constant propagation, 630 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 216b068f3

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 5474.941 ; gain = 0.000 ; free physical = 2841 ; free virtual = 5704
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 14022 cells
INFO: [Opt 31-1021] In phase Sweep, 8605 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 5 BUFG optimization | Checksum: 18819ede5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 5474.941 ; gain = 0.000 ; free physical = 2840 ; free virtual = 5702
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 18819ede5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 5474.941 ; gain = 0.000 ; free physical = 2840 ; free virtual = 5703
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter bdw/design_1_i/bram_loopback/axisafety_2/inst/S_AXI_BVALID_i_1 into driver instance bdw/design_1_i/bram_loopback/axisafety_2/inst/S_AXI_BVALID_i_2, which resulted in an inversion of 1 pins
Phase 7 Post Processing Netlist | Checksum: 1e61a8898

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 5474.941 ; gain = 0.000 ; free physical = 2840 ; free virtual = 5702
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 681 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             589  |            1501  |                                            685  |
|  Constant propagation         |            1732  |            6569  |                                            630  |
|  Sweep                        |               4  |           14022  |                                           8605  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            681  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 5474.941 ; gain = 0.000 ; free physical = 2839 ; free virtual = 5702
Ending Logic Optimization Task | Checksum: 132355cd6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 5474.941 ; gain = 0.000 ; free physical = 2839 ; free virtual = 5702

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:107] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:108] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 6 BRAM(s) out of a total of 149 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:107] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:108] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Pwropt 34-201] Structural ODC has moved 77 WE to EN ports
Number of BRAM Ports augmented: 88 newly gated: 78 Total Ports: 298
Ending PowerOpt Patch Enables Task | Checksum: 14a26abd5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 6767.883 ; gain = 0.000 ; free physical = 1734 ; free virtual = 4687
Ending Power Optimization Task | Checksum: 14a26abd5

Time (s): cpu = 00:01:39 ; elapsed = 00:00:46 . Memory (MB): peak = 6767.883 ; gain = 1292.941 ; free physical = 1862 ; free virtual = 4815

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:107] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:108] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Logic Optimization Task | Checksum: 14c25835e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 6767.883 ; gain = 0.000 ; free physical = 1858 ; free virtual = 4811
Ending Final Cleanup Task | Checksum: 14c25835e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 6767.883 ; gain = 0.000 ; free physical = 1856 ; free virtual = 4809

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6767.883 ; gain = 0.000 ; free physical = 1856 ; free virtual = 4809
Ending Netlist Obfuscation Task | Checksum: 14c25835e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6767.883 ; gain = 0.000 ; free physical = 1856 ; free virtual = 4809
INFO: [Common 17-83] Releasing license: Implementation
275 Infos, 233 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:13 ; elapsed = 00:01:50 . Memory (MB): peak = 6767.883 ; gain = 1292.941 ; free physical = 1857 ; free virtual = 4810
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:107] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:108] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.09 . Memory (MB): peak = 6767.883 ; gain = 0.000 ; free physical = 1705 ; free virtual = 4666
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.runs/impl_1/apex_control_mgt_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 6767.883 ; gain = 0.000 ; free physical = 1664 ; free virtual = 4662
INFO: [runtcl-4] Executing : report_drc -file apex_control_mgt_top_drc_opted.rpt -pb apex_control_mgt_top_drc_opted.pb -rpx apex_control_mgt_top_drc_opted.rpx
Command: report_drc -file apex_control_mgt_top_drc_opted.rpt -pb apex_control_mgt_top_drc_opted.pb -rpx apex_control_mgt_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.runs/impl_1/apex_control_mgt_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:40 ; elapsed = 00:00:08 . Memory (MB): peak = 6771.898 ; gain = 4.016 ; free physical = 1534 ; free virtual = 4532
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6771.898 ; gain = 0.000 ; free physical = 1528 ; free virtual = 4526
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dc467763

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 6771.898 ; gain = 0.000 ; free physical = 1528 ; free virtual = 4526
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6771.898 ; gain = 0.000 ; free physical = 1528 ; free virtual = 4526

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2a7bea0d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 6771.898 ; gain = 0.000 ; free physical = 1573 ; free virtual = 4570

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 8335c16c

Time (s): cpu = 00:01:01 ; elapsed = 00:00:27 . Memory (MB): peak = 6771.898 ; gain = 0.000 ; free physical = 1326 ; free virtual = 4323

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 8335c16c

Time (s): cpu = 00:01:01 ; elapsed = 00:00:28 . Memory (MB): peak = 6771.898 ; gain = 0.000 ; free physical = 1330 ; free virtual = 4327
Phase 1 Placer Initialization | Checksum: 8335c16c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:28 . Memory (MB): peak = 6771.898 ; gain = 0.000 ; free physical = 1319 ; free virtual = 4317

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 77ebc394

Time (s): cpu = 00:03:19 ; elapsed = 00:01:21 . Memory (MB): peak = 6771.898 ; gain = 0.000 ; free physical = 1227 ; free virtual = 4225

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 113fa4b25

Time (s): cpu = 00:03:21 ; elapsed = 00:01:24 . Memory (MB): peak = 6771.898 ; gain = 0.000 ; free physical = 1214 ; free virtual = 4213

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: ad548ca8

Time (s): cpu = 00:03:22 ; elapsed = 00:01:25 . Memory (MB): peak = 6771.898 ; gain = 0.000 ; free physical = 1214 ; free virtual = 4212

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: ad548ca8

Time (s): cpu = 00:03:24 ; elapsed = 00:01:25 . Memory (MB): peak = 6771.898 ; gain = 0.000 ; free physical = 1189 ; free virtual = 4188

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: d4acbdc4

Time (s): cpu = 00:03:25 ; elapsed = 00:01:26 . Memory (MB): peak = 6771.898 ; gain = 0.000 ; free physical = 1185 ; free virtual = 4184

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: f82ff0bc

Time (s): cpu = 00:03:37 ; elapsed = 00:01:31 . Memory (MB): peak = 6800.254 ; gain = 28.355 ; free physical = 1175 ; free virtual = 4173

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: f82ff0bc

Time (s): cpu = 00:03:37 ; elapsed = 00:01:31 . Memory (MB): peak = 6800.254 ; gain = 28.355 ; free physical = 1174 ; free virtual = 4173
Phase 2.1.1 Partition Driven Placement | Checksum: f82ff0bc

Time (s): cpu = 00:03:37 ; elapsed = 00:01:31 . Memory (MB): peak = 6800.254 ; gain = 28.355 ; free physical = 1231 ; free virtual = 4229
Phase 2.1 Floorplanning | Checksum: f82ff0bc

Time (s): cpu = 00:03:37 ; elapsed = 00:01:31 . Memory (MB): peak = 6800.254 ; gain = 28.355 ; free physical = 1231 ; free virtual = 4229

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f82ff0bc

Time (s): cpu = 00:03:38 ; elapsed = 00:01:31 . Memory (MB): peak = 6800.254 ; gain = 28.355 ; free physical = 1231 ; free virtual = 4229

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: d46469a2

Time (s): cpu = 00:03:38 ; elapsed = 00:01:32 . Memory (MB): peak = 6800.254 ; gain = 28.355 ; free physical = 1231 ; free virtual = 4229

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 152f37f45

Time (s): cpu = 00:07:24 ; elapsed = 00:02:56 . Memory (MB): peak = 6803.266 ; gain = 31.367 ; free physical = 1207 ; free virtual = 4206

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 115 LUTNM shape to break, 3758 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 79, two critical 36, total 115, new lutff created 5
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1677 nets or LUTs. Breaked 115 LUTs, combined 1562 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 83 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 40 nets.  Re-placed 488 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 40 nets or cells. Created 0 new cell, deleted 1 existing cell and moved 488 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.56 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1190 ; free virtual = 4189
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 12 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 12 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1189 ; free virtual = 4188
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1198 ; free virtual = 4197

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          115  |           1562  |                  1677  |           0  |           1  |  00:00:02  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              1  |                    40  |           0  |           1  |  00:00:05  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Fanout                                           |           12  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          127  |           1563  |                  1719  |           0  |          11  |  00:00:08  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 117685530

Time (s): cpu = 00:07:45 ; elapsed = 00:03:11 . Memory (MB): peak = 6803.266 ; gain = 31.367 ; free physical = 1193 ; free virtual = 4192
Phase 2.4 Global Placement Core | Checksum: 1cc740900

Time (s): cpu = 00:08:07 ; elapsed = 00:03:19 . Memory (MB): peak = 6803.266 ; gain = 31.367 ; free physical = 1189 ; free virtual = 4188
Phase 2 Global Placement | Checksum: 1cc740900

Time (s): cpu = 00:08:07 ; elapsed = 00:03:19 . Memory (MB): peak = 6803.266 ; gain = 31.367 ; free physical = 1257 ; free virtual = 4255

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d1b2a7aa

Time (s): cpu = 00:08:22 ; elapsed = 00:03:25 . Memory (MB): peak = 6803.266 ; gain = 31.367 ; free physical = 1242 ; free virtual = 4240

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14bf19f0d

Time (s): cpu = 00:08:34 ; elapsed = 00:03:30 . Memory (MB): peak = 6803.266 ; gain = 31.367 ; free physical = 1242 ; free virtual = 4241

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 15660cafc

Time (s): cpu = 00:09:12 ; elapsed = 00:03:43 . Memory (MB): peak = 6803.266 ; gain = 31.367 ; free physical = 1154 ; free virtual = 4153

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1471da720

Time (s): cpu = 00:09:12 ; elapsed = 00:03:44 . Memory (MB): peak = 6803.266 ; gain = 31.367 ; free physical = 1155 ; free virtual = 4154

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 11e0005d5

Time (s): cpu = 00:09:24 ; elapsed = 00:03:53 . Memory (MB): peak = 6803.266 ; gain = 31.367 ; free physical = 1105 ; free virtual = 4104
Phase 3.3.3 Slice Area Swap | Checksum: 11e0005d5

Time (s): cpu = 00:09:24 ; elapsed = 00:03:53 . Memory (MB): peak = 6803.266 ; gain = 31.367 ; free physical = 1106 ; free virtual = 4105
Phase 3.3 Small Shape DP | Checksum: 14db486c3

Time (s): cpu = 00:09:55 ; elapsed = 00:04:02 . Memory (MB): peak = 6803.266 ; gain = 31.367 ; free physical = 1125 ; free virtual = 4124

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: dd2fb88a

Time (s): cpu = 00:10:00 ; elapsed = 00:04:08 . Memory (MB): peak = 6803.266 ; gain = 31.367 ; free physical = 1127 ; free virtual = 4125

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 14d031f22

Time (s): cpu = 00:10:02 ; elapsed = 00:04:10 . Memory (MB): peak = 6803.266 ; gain = 31.367 ; free physical = 1126 ; free virtual = 4124

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 10e314207

Time (s): cpu = 00:11:16 ; elapsed = 00:04:30 . Memory (MB): peak = 6803.266 ; gain = 31.367 ; free physical = 1080 ; free virtual = 4078
Phase 3 Detail Placement | Checksum: 10e314207

Time (s): cpu = 00:11:17 ; elapsed = 00:04:31 . Memory (MB): peak = 6803.266 ; gain = 31.367 ; free physical = 1080 ; free virtual = 4079

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:107] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:108] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b78aebea

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.475 | TNS=-226.999 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f5844bed

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1061 ; free virtual = 4060
INFO: [Place 46-34] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0], inserted BUFG to drive 2007 loads.
INFO: [Place 46-45] Replicated bufg driver bdw/design_1_i/cpu/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-35] Processed net bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/E[0], inserted BUFG to drive 1680 loads.
INFO: [Place 46-35] Processed net bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0], inserted BUFG to drive 1265 loads.
INFO: [Place 46-35] Processed net bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/E[0], inserted BUFG to drive 1152 loads.
INFO: [Place 46-35] Processed net bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out, inserted BUFG to drive 1080 loads.
INFO: [Place 46-45] Replicated bufg driver bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_replica
INFO: [Place 46-56] BUFG insertion identified 6 candidate nets. Inserted BUFG: 5, Replicated BUFG Driver: 2, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 1, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2273d99a8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1039 ; free virtual = 4038
Phase 4.1.1.1 BUFG Insertion | Checksum: 17354d92b

Time (s): cpu = 00:12:49 ; elapsed = 00:05:00 . Memory (MB): peak = 6803.266 ; gain = 31.367 ; free physical = 1048 ; free virtual = 4047

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.378. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b8409dbf

Time (s): cpu = 00:13:19 ; elapsed = 00:05:30 . Memory (MB): peak = 6803.266 ; gain = 31.367 ; free physical = 1041 ; free virtual = 4041

Time (s): cpu = 00:13:19 ; elapsed = 00:05:30 . Memory (MB): peak = 6803.266 ; gain = 31.367 ; free physical = 1043 ; free virtual = 4042
Phase 4.1 Post Commit Optimization | Checksum: 1b8409dbf

Time (s): cpu = 00:13:20 ; elapsed = 00:05:30 . Memory (MB): peak = 6803.266 ; gain = 31.367 ; free physical = 1043 ; free virtual = 4042
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.3 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1037 ; free virtual = 4036

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2a5970c2c

Time (s): cpu = 00:13:40 ; elapsed = 00:05:42 . Memory (MB): peak = 6803.266 ; gain = 31.367 ; free physical = 1039 ; free virtual = 4038

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|                4x4|              16x16|
|___________|___________________|___________________|___________________|
|      South|                8x8|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|              16x16|
|___________|___________________|___________________|___________________|
|       West|                8x8|                1x1|              16x16|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2a5970c2c

Time (s): cpu = 00:13:41 ; elapsed = 00:05:42 . Memory (MB): peak = 6803.266 ; gain = 31.367 ; free physical = 954 ; free virtual = 3954
Phase 4.3 Placer Reporting | Checksum: 2a5970c2c

Time (s): cpu = 00:13:41 ; elapsed = 00:05:43 . Memory (MB): peak = 6803.266 ; gain = 31.367 ; free physical = 1039 ; free virtual = 4038

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1039 ; free virtual = 4038

Time (s): cpu = 00:13:41 ; elapsed = 00:05:43 . Memory (MB): peak = 6803.266 ; gain = 31.367 ; free physical = 1039 ; free virtual = 4038
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2d6d0a3db

Time (s): cpu = 00:13:42 ; elapsed = 00:05:44 . Memory (MB): peak = 6803.266 ; gain = 31.367 ; free physical = 1038 ; free virtual = 4037
Ending Placer Task | Checksum: 1ed96ab74

Time (s): cpu = 00:13:42 ; elapsed = 00:05:44 . Memory (MB): peak = 6803.266 ; gain = 31.367 ; free physical = 1042 ; free virtual = 4041
INFO: [Common 17-83] Releasing license: Implementation
333 Infos, 237 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:13:51 ; elapsed = 00:05:46 . Memory (MB): peak = 6803.266 ; gain = 31.367 ; free physical = 1277 ; free virtual = 4276
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1092 ; free virtual = 4268
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.runs/impl_1/apex_control_mgt_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1204 ; free virtual = 4262
INFO: [runtcl-4] Executing : report_io -file apex_control_mgt_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.27 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1180 ; free virtual = 4238
INFO: [runtcl-4] Executing : report_utilization -file apex_control_mgt_top_utilization_placed.rpt -pb apex_control_mgt_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file apex_control_mgt_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.61 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1196 ; free virtual = 4259
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:01:03 ; elapsed = 00:00:14 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1146 ; free virtual = 4208
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 64.88s |  WALL: 14.89s
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1146 ; free virtual = 4208

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.378 | TNS=-207.257 |
Phase 1 Physical Synthesis Initialization | Checksum: 21d5be222

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1022 ; free virtual = 4085

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 21d5be222

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1017 ; free virtual = 4079
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.378 | TNS=-207.257 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1016 ; free virtual = 4079
Phase 3 Fanout Optimization | Checksum: 21d5be222

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1016 ; free virtual = 4079

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 68 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_13_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_13
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr[15]_i_1
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat_reg_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/data_valid.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_20_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_20
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[0].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr_with_delta_byte0_carry_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[15].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[16].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[16]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_11_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_11
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_10_n_0.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[79].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][79]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_5_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[13].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[13]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[14].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[72].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][72]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_10
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_9_n_0.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[78].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][78]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[3]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[11].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[12]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_4_n_0.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[9].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[9]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_5_n_0.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_8
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[10].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[74].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][74]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_7
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_1_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/full_n.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[0].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[73].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][73]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[7]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[5].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[5]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[6].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_6_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[2].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr_with_delta_byte0_carry_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]_i_1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[1].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[3]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[75].  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][75]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep[7].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[1].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr_with_delta_byte0_carry_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/E[0].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[15]_i_1
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tlast_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/valid_out_stg1_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_6
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4_n_0.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[5]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[108].  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][108]
INFO: [Physopt 32-661] Optimized 18 nets.  Re-placed 18 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 18 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 18 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.368 | TNS=-197.179 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1015 ; free virtual = 4078
Phase 4 Single Cell Placement Optimization | Checksum: 1baf3c19f

Time (s): cpu = 00:00:50 ; elapsed = 00:00:20 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1015 ; free virtual = 4078

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 59 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[79].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][79]/Q
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_20_n_0.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_20/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_5_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[72].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][72]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr[15]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat_reg_i_1/O
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/data_valid.  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[78].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][78]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[3]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[74].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][74]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_1_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_7/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[73].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][73]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/full_n.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[2]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[0]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[75].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][75]/Q
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[1]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep[7].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_9/O
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_6_sn_1.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[108].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][108]/Q
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 8 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 8 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.136 | TNS=-189.291 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1015 ; free virtual = 4078
Phase 5 Multi Cell Placement Optimization | Checksum: 16632207a

Time (s): cpu = 00:01:14 ; elapsed = 00:00:28 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1015 ; free virtual = 4078

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-242] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg. Rewired (signal push) bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S_AXIS_0_tready to 3 loads. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1009 ; free virtual = 4072
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.136 | TNS=-189.336 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1009 ; free virtual = 4072
Phase 6 Rewire | Checksum: fbce8556

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1009 ; free virtual = 4072

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 16 candidate nets for critical-cell optimization.
INFO: [Physopt 32-601] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_13_sn_1. Net driver bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_13 was replaced.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[79]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[72]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[78]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[74]. Replicated 2 times.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_1_sn_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[73]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_7_sn_1. Net driver bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_12 was replaced.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[75]. Replicated 2 times.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/data_valid. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 11 nets. Created 14 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 14 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.852 | TNS=-177.989 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1010 ; free virtual = 4072
Phase 7 Critical Cell Optimization | Checksum: add28960

Time (s): cpu = 00:01:34 ; elapsed = 00:00:36 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1010 ; free virtual = 4072

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__3_n_0. Net driver bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__3 was replaced.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.852 | TNS=-178.134 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1010 ; free virtual = 4073
Phase 8 Fanout Optimization | Checksum: 9bf59b44

Time (s): cpu = 00:01:39 ; elapsed = 00:00:39 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1010 ; free virtual = 4073

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/E[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[15]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tlast_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/valid_out_stg1_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[13]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[10].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[12]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[15].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[1].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[3]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[9].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_13_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_13
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_1_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[74].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][74]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_20_n_0.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_20
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[0].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr_with_delta_byte0_carry_i_6
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[15].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[16].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[16]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_11_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_11
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[13].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[14].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_7_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_12
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][7].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_10
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][5].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[5]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[5]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_5_n_0.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_5
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_6_n_0.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_6
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/FSM_sequential_state_reg[2].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_dest_port_thread1_i_1
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread3.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread3_reg
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread4.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread4_reg
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread1.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread1_reg
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread2.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread2_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[0]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[11].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[11]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][2].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[2]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[9].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_16_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_16
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_8
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][4].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[10].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[10]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][3].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[3]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[3]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][6].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[6]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[6]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[0].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat_reg_i_1_rewire
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr[15]_i_1_rewire
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[75].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][75]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][1].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[14]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[8]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/FSM_sequential_state_reg[0][0].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[73].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][73]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[1]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[2]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[5]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[9]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[6]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[10]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[2].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr_with_delta_byte0_carry_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1]_repN.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[1]_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[13]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[11]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[4]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[12]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[3]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2]_repN.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[2]_replica
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[7].  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[5].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__2
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[4].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[5]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__2
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[7].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_has_ip_hdr_length_d31.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_has_type_0800_d22_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[10]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[6]_i_1__2
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[6].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[4]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[75]_repN_1.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][75]_replica_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep[7].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[1].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr_with_delta_byte0_carry_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[0]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[0]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[3]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[5]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[11]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[2]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]_i_1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[2]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[1].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[3]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][8].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[8]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1_n_0.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[3]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[72].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][72]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[13]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_repN.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr[15]_i_1_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/full_n.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[78]_repN_1.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][78]_replica_1
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_6_sn_1.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[3]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][9].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[7]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][15].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/data_valid_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[6]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[14]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[14]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_M0[1]_12.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_M0[1]_7.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[1].M1/csumEn_stg1.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[1].M1/csumEn_stg1_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[4]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[12]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_18_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_18
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__4
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[13].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/D[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[0]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[1].M1/in2_reg[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[1].M1/in2_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[51][2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[4]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[11]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0_n_0.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[2]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[1]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[79].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][79]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__4
INFO: [Physopt 32-661] Optimized 37 nets.  Re-placed 37 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 37 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 37 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.852 | TNS=-164.950 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1010 ; free virtual = 4073
Phase 9 Single Cell Placement Optimization | Checksum: 188f35832

Time (s): cpu = 00:02:42 ; elapsed = 00:00:56 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1010 ; free virtual = 4073

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tlast_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/valid_out_stg1_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[11]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[13]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[12]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[3]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[0]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[14]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[2]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[8]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[7]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[6]/Q
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][1].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[1]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[1]/Q
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][15].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[15]_i_2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[10]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[9]/Q
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][9].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[9]_i_1/O
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][10].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[10]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_1_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_7/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[74].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][74]/Q
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_20_n_0.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_20/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[4]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[5]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_16_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_16/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[75].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][75]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[73].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][73]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat_reg_i_1_rewire/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1]_repN.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[1]_replica/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr[15]_i_1_rewire/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[0]/Q
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2]_repN.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[2]_replica/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/FSM_sequential_state_reg[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_dest_port_thread1_i_1/O
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[75]_repN_1.  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][75]_replica_1/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep[7].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_9/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[0]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[4]_i_1__2/O
INFO: [Physopt 32-661] Optimized 7 nets.  Re-placed 14 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 14 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.852 | TNS=-165.504 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1008 ; free virtual = 4071
Phase 10 Multi Cell Placement Optimization | Checksum: 101fef57c

Time (s): cpu = 00:03:34 ; elapsed = 00:01:09 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1008 ; free virtual = 4071

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-242] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0. Rewired (signal push) bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0 to 5 loads. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1005 ; free virtual = 4068
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.825 | TNS=-158.022 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1005 ; free virtual = 4068
Phase 11 Rewire | Checksum: 1e3f12d68

Time (s): cpu = 00:03:36 ; elapsed = 00:01:11 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1005 ; free virtual = 4068

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 28 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_13_sn_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_1_sn_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_7_sn_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[79]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[72]. Replicated 1 times.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tlast_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[3]. Replicated 1 times.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/data_valid_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_repN. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/full_n. Replicated 2 times.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 5 nets. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.825 | TNS=-158.022 |
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1007 ; free virtual = 4070
Phase 12 Critical Cell Optimization | Checksum: 1eba15829

Time (s): cpu = 00:04:02 ; elapsed = 00:01:21 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1007 ; free virtual = 4070

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 1eba15829

Time (s): cpu = 00:04:02 ; elapsed = 00:01:21 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1007 ; free virtual = 4070

Phase 14 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 6 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/m_axi_sg_rvalid_1. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.825 | TNS=-157.838 |
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1006 ; free virtual = 4069
Phase 14 Fanout Optimization | Checksum: 1cde43dc0

Time (s): cpu = 00:04:08 ; elapsed = 00:01:24 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1006 ; free virtual = 4069

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_13_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_13
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_1_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[74].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][74]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_20_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_20
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_11_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_11
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[0].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr_with_delta_byte0_carry_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[16].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[16]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[15].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[13].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_7_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_12
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[14].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[11].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_16_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_16
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[9].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[10].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[75].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][75]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[73].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][73]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/E[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[15]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_rewire
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tlast_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/valid_out_stg1_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4_rewire
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[11].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[11]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[13].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[13]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[12].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[12]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[3].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat_reg_i_1_rewire
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1]_repN.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[1]_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr[15]_i_1_rewire
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[0].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[0]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[14].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[14]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[2].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[8]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[7].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[2].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr_with_delta_byte0_carry_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[5].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[0]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[0]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[79]_repN_1.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][79]_replica_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep[7].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[1].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr_with_delta_byte0_carry_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[6]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][9].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[9]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2]_repN.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[2]_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__0
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__2_n_0.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[4]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]_i_1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[8]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[5]_i_1__1
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][1].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[1]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[1].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[15]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[3]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[5]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[2]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[72]_repN_1.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][72]_replica_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[2]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[74]_repN_1.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][74]_replica_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/data_valid_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[14]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_6_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_18_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_18
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[1]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_2__2_rewire
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[2]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[5]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[6]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[9]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[6]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[10]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/full_n_repN.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[10]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[13]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[51][2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[4]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[11]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[4]_i_1__0
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][11].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[11]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[14]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[78]_repN_1.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][78]_replica_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[13]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[12]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[11]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[3]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[77].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][77]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_5_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[1]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[10]_i_1__4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__4
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[10].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[10]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[12].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[12]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_repN_1.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr[15]_i_1_replica_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[51][0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[2]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_10
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[75]_repN_1.  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][75]_replica_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[5]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_5__1_rewire
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[4]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[0]_i_1__4
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[0].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_19_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_19
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[108].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][108]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[79]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][79]_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[10]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[10]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/full_n_repN_1.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_replica_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_4_rewire
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[51][3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[5]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[6]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[6]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[3]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[73]_repN_1.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][73]_replica_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_3__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/csumEn_stg1_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[2]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[1]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[0]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[72]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][72]_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[12]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[2].M1/in2_reg_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_2__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[0]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[8]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[9]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in2_reg_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/FSM_sequential_state_reg[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_dest_port_thread1_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread1.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread1_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread2.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread2_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread3.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread3_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread4.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/frame_dest_port_thread4_reg
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[51][1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/ip_header_length[3]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/ip_header_length_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[6]_i_1__4
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg_n_0_[6].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in2_reg_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[11]_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[1].M1/in1_reg_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63]_2[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[14]_i_1__4
INFO: [Physopt 32-661] Optimized 19 nets.  Re-placed 19 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 19 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 19 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.825 | TNS=-158.535 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1007 ; free virtual = 4070
Phase 15 Single Cell Placement Optimization | Checksum: 1f5e1f6ac

Time (s): cpu = 00:05:11 ; elapsed = 00:01:41 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1007 ; free virtual = 4070

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_1_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_7/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[74].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][74]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_20_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_20/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_rewire/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tlast_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/valid_out_stg1_i_1/O
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][10].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[10]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4_rewire/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[10]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_16_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_16/O
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][0].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[0]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[0]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[75].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][75]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[73].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][73]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat_reg_i_1_rewire/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1]_repN.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[1]_replica/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr[15]_i_1_rewire/O
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[8].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[8]/Q
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[6].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[6]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[11].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[11]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[12]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[13]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[3]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[14]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[2]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[7]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[0]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10/O
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][14].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[14]_i_1/O
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][8].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[8]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12/O
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][0].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[0]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[79]_repN_1.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][79]_replica_1/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep[7].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_9/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[1]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[4]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[5]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[9]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2]_repN.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[2]_replica/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[13]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[3]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[5]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[12]_i_1/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[2]_i_1/O
INFO: [Physopt 32-661] Optimized 7 nets.  Re-placed 14 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 14 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.825 | TNS=-158.377 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1008 ; free virtual = 4071
Phase 16 Multi Cell Placement Optimization | Checksum: 189731d3f

Time (s): cpu = 00:06:01 ; elapsed = 00:01:54 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1008 ; free virtual = 4071

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 2 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1005 ; free virtual = 4069
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1005 ; free virtual = 4069
Phase 17 Rewire | Checksum: 1d20323e4

Time (s): cpu = 00:06:04 ; elapsed = 00:01:56 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1005 ; free virtual = 4069

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 19 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tlast_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[79]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[72]_repN_1. Net driver bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][72]_replica_1 was replaced.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.825 | TNS=-158.377 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1007 ; free virtual = 4070
Phase 18 Critical Cell Optimization | Checksum: 1709e446a

Time (s): cpu = 00:06:21 ; elapsed = 00:02:03 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1007 ; free virtual = 4070

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 1709e446a

Time (s): cpu = 00:06:21 ; elapsed = 00:02:03 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1007 ; free virtual = 4070

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-527] Pass 1: Identified 3 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_18. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_16. 4 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_17. 4 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.825 | TNS=-73.399 |
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1007 ; free virtual = 4070
Phase 20 BRAM Register Optimization | Checksum: fbbf9092

Time (s): cpu = 00:06:27 ; elapsed = 00:02:05 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1007 ; free virtual = 4070

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: fbbf9092

Time (s): cpu = 00:06:27 ; elapsed = 00:02:05 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1007 ; free virtual = 4070

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: fbbf9092

Time (s): cpu = 00:06:27 ; elapsed = 00:02:05 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1007 ; free virtual = 4070

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: fbbf9092

Time (s): cpu = 00:06:27 ; elapsed = 00:02:05 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1007 ; free virtual = 4070

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: fbbf9092

Time (s): cpu = 00:06:27 ; elapsed = 00:02:06 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1007 ; free virtual = 4070

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: fbbf9092

Time (s): cpu = 00:06:27 ; elapsed = 00:02:06 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1007 ; free virtual = 4070

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: fbbf9092

Time (s): cpu = 00:06:27 ; elapsed = 00:02:06 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1007 ; free virtual = 4070

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 26 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 11 nets.  Swapped 666 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 666 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.669 | TNS=-68.095 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1030 ; free virtual = 4093
Phase 27 Critical Pin Optimization | Checksum: fbbf9092

Time (s): cpu = 00:06:30 ; elapsed = 00:02:08 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1030 ; free virtual = 4093

Phase 28 Very High Fanout Optimization
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-76] Pass 1. Identified 13 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.669 | TNS=-68.095 |
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.3 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1014 ; free virtual = 4077
Phase 28 Very High Fanout Optimization | Checksum: 23a808ae6

Time (s): cpu = 00:07:30 ; elapsed = 00:02:26 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1014 ; free virtual = 4077

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 168 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_7_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_12
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_1_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[74].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][74]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_11_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_11
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[0].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr_with_delta_byte0_carry_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[16].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[16]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[15].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[15]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_19_n_0.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_19
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[13].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[13]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[14].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[12].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[12]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[11].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[11]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_13_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_13
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_20_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_20
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[9].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[10].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_18_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_18
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_16_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_16
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[75].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][75]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[8].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_10_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[73].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][73]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat_reg_i_1_rewire
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1]_repN.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[1]_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr[15]_i_1_rewire
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/bytePtr_reg[2]_i_9__0_n_0.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/bytePtr_reg[2]_i_9__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_4_rewire
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tlast_0.  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/valid_out_stg1_i_1
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/data_valid.  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/D[0].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[0]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/tdest_start_i_4_rewire
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[1].M1/in2_reg[0].  Re-placed instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/ip_csum_cal/genblk2[1].M1/in2_reg_reg[0]
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[72]_repN_1.  Re-placed instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][72]_replica_1
INFO: [Physopt 32-663] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_6_sn_1.  Re-placed instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[2].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr_with_delta_byte0_carry_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/frame_has_protocol_tcp_0x06_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[5].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[7].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_7_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_7
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[79]_repN_1.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][79]_replica_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep[7].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[1].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr_with_delta_byte0_carry_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[6].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2]_repN.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[2]_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[15]_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]_i_1_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[0]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[1].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[2].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_19_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_19
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app[15]_1[5].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_11
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_14_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_11
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[74]_repN_1.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][74]_replica_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/data_valid_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/full_n_repN.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_18_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_18
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app[15]_1[6].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/E[0].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[15]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[2]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[6]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[77].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][77]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_5_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_17_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_17
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app[15]_0[7].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app[15]_1[7].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_9__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[108].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][108]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[79]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][79]_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app[15]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_3__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[73]_repN_1.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][73]_replica_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[72]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][72]_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[10].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[10]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[1].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[1]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[15]_0[9].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/status_Generator/udp_length_reg[9]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][13].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[13]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app[15]_1[4].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_12
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[3]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[7]_i_3
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_6
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_12
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[7]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[7].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[7]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[78]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][78]_replica
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][12].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[12]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app[15]_0[6].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_2__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_5_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_5
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][2].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[2]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_4__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[4]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[4].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[4]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[15]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[15].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[15]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[76].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][76]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[14]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[15][8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[8]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[14]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg[8].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in1_reg_reg[8]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_repN_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr[15]_i_1_replica_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/full_n_repN_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_replica_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[3]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[47]_0[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in1_reg[5]_i_1__2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[3]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg_n_0_[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/raw_csum_cal/genblk2[2].M1/in1_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.GEN_PNTR_FOR_CHANNEL[11].MM2S_CH_PNTR/D[31].  Did not re-place instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.GEN_PNTR_FOR_CHANNEL[11].MM2S_CH_PNTR/ftch_error_addr[37]_i_1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.GEN_PNTR_FOR_CHANNEL[3].MM2S_CH_PNTR/ftch_error_addr[37]_i_8_n_0.  Did not re-place instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.GEN_PNTR_FOR_CHANNEL[3].MM2S_CH_PNTR/ftch_error_addr[37]_i_8
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr[63]_i_31_n_0.  Did not re-place instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr[63]_i_31
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/curdesc_tdata[5].  Did not re-place instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/curdesc_tdata_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.GEN_PNTR_FOR_CHANNEL[7].MM2S_CH_PNTR/fetch_address_i_reg[37]_0.  Did not re-place instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.GEN_PNTR_FOR_CHANNEL[7].MM2S_CH_PNTR/ftch_error_addr[37]_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_4_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/byte_cntr_with_delta_byte0_carry_i_4
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_9_n_0.  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[15]_i_9
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[7].I_CH_FTCH_FIFO/CH_BMG_CTRL/m_axi_sg_rvalid_0.  Did not re-place instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/BMG_CTRL_INST[7].I_CH_FTCH_FIFO/CH_BMG_CTRL/bmg_count[3]_i_2
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst_i_1__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst_i_1__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/USE_XPM.xpm_memory_sdpram_inst_i_140__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/USE_XPM.xpm_memory_sdpram_inst_i_140__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/intg_f[4]_i_7__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/intg_f[4]_i_7__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/USE_XPM.xpm_memory_sdpram_inst_i_106__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/USE_XPM.xpm_memory_sdpram_inst_i_106__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[31][5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/in2_reg[5]_i_1__1
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg[5].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/tcp_csum_cal/genblk2[1].M1/in2_reg_reg[5]
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/USE_XPM.xpm_memory_sdpram_inst_i_107__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/USE_XPM.xpm_memory_sdpram_inst_i_107__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/USE_XPM.xpm_memory_sdpram_inst_i_104__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/USE_XPM.xpm_memory_sdpram_inst_i_104__0
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/s00_axis_tdata[63][14].  Did not re-place instance bdw/design_1_i/hier_0/csum_rx_rss_0/inst/CSUM_UNIT/byte_Counter/udp_length[14]_i_1
INFO: [Physopt 32-661] Optimized 27 nets.  Re-placed 27 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 27 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 27 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.669 | TNS=-26.752 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1014 ; free virtual = 4078
Phase 29 Single Cell Placement Optimization | Checksum: 198a643d0

Time (s): cpu = 00:08:13 ; elapsed = 00:02:38 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1014 ; free virtual = 4078

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 86 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_1_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_7/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[74].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][74]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_20_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_20/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_18_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_18/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_19_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_19/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_16_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_16/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[75].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][75]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[73].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][73]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/lastBeat_reg_i_1_rewire/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[1]_repN.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[1]_replica/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr[15]_i_1_rewire/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[0].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[0]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[79]_repN_1.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][79]_replica_1/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep[7].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_9/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[2]_repN.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[2]_replica/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg_n_0_[3].  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/FSM_hamming2_data_state_reg[3]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[74]_repN_1.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][74]_replica_1/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/data_valid_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg_replica/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[78]_repN_1.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][78]_replica_1/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/full_n_repN.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_replica/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/bytePtr_reg[2]_i_9__0_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/bytePtr_reg[2]_i_9__0/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[77].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][77]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_5_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_10/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_6_sn_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_i_8/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[108].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][108]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[79]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][79]_replica/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[72]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][72]_replica/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[78]_repN.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][78]_replica/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_20_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_20/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_19_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_19/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[75]_repN_1.  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][75]_replica_1/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_17_n_0.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/startEn0_carry_i_17/O
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[76].  Did not re-place instance bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][76]/Q
INFO: [Physopt 32-662] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_repN_1.  Did not re-place instance bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/byte_cntr[15]_i_1_replica_1/O
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 10 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 10 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.669 | TNS=-26.752 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1014 ; free virtual = 4077
Phase 30 Multi Cell Placement Optimization | Checksum: 192de06bb

Time (s): cpu = 00:08:47 ; elapsed = 00:02:49 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1014 ; free virtual = 4077

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 192de06bb

Time (s): cpu = 00:08:47 ; elapsed = 00:02:49 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1014 ; free virtual = 4077

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.669 | TNS=-26.752 |
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[74]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[15]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_7_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_count_per_packet[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_cntr_with_delta_byte0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_1_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum_reg_n_0_[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[74]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[7]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/csum_begin_app_7_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/checksum[15]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/byte_count_per_packet[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/byte_Counter/s00_axis_tkeep_1_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bdw/design_1_i/hier_0/tx_csum_0/inst/cum_calc/raw_csum_cal/M3/checksum[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.669 | TNS=-26.752 |
Phase 32 Critical Path Optimization | Checksum: 192de06bb

Time (s): cpu = 00:09:01 ; elapsed = 00:02:53 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1013 ; free virtual = 4076

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 192de06bb

Time (s): cpu = 00:09:01 ; elapsed = 00:02:53 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1013 ; free virtual = 4076
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1018 ; free virtual = 4082
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1017 ; free virtual = 4081
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.669 | TNS=-26.752 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.039  |            2  |              0  |                     2  |           0  |           3  |  00:00:07  |
|  Single Cell Placement   |          0.010  |         63.908  |            0  |              0  |                   101  |           0  |           4  |  00:00:52  |
|  Multi Cell Placement    |          0.232  |          7.492  |            0  |              0  |                    22  |           0  |           4  |  00:00:45  |
|  Rewire                  |          0.027  |         14.919  |            2  |              0  |                     2  |           0  |           3  |  00:00:03  |
|  Critical Cell           |          0.284  |         11.346  |           20  |              0  |                    17  |           0  |           3  |  00:00:24  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |        169.957  |           10  |              0  |                     3  |           0  |           2  |  00:00:02  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.156  |          5.304  |            0  |              0  |                    11  |           0  |           1  |  00:00:02  |
|  Very High Fanout        |          0.000  |          0.000  |            2  |              0  |                     4  |           0  |           1  |  00:00:18  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:04  |
|  Total                   |          0.709  |        272.965  |           36  |              0  |                   162  |           0  |          32  |  00:02:38  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1019 ; free virtual = 4083
Ending Physical Synthesis Task | Checksum: 383d35229

Time (s): cpu = 00:09:03 ; elapsed = 00:02:55 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1019 ; free virtual = 4082
INFO: [Common 17-83] Releasing license: Implementation
1425 Infos, 238 Warnings, 5 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:10:07 ; elapsed = 00:03:10 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1137 ; free virtual = 4201
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 948 ; free virtual = 4186
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.runs/impl_1/apex_control_mgt_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 1071 ; free virtual = 4194
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d489d3b2 ConstDB: 0 ShapeSum: e1b9c8d8 RouteDB: e5fc110c
Nodegraph reading from file.  Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.5 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 904 ; free virtual = 4027
Post Restoration Checksum: NetGraph: 7ed1f6db NumContArr: f330b80 Constraints: c618deba Timing: 0
Phase 1 Build RT Design | Checksum: 1541de115

Time (s): cpu = 00:01:17 ; elapsed = 00:00:16 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 917 ; free virtual = 4039

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1541de115

Time (s): cpu = 00:01:18 ; elapsed = 00:00:16 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 862 ; free virtual = 3985

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1541de115

Time (s): cpu = 00:01:18 ; elapsed = 00:00:17 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 862 ; free virtual = 3985

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: c6ffad81

Time (s): cpu = 00:01:26 ; elapsed = 00:00:21 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 850 ; free virtual = 3972

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1cbea3326

Time (s): cpu = 00:02:11 ; elapsed = 00:00:35 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 766 ; free virtual = 3889
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.537 | TNS=-12.354| WHS=-0.299 | THS=-157.787|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1a7abfeae

Time (s): cpu = 00:03:59 ; elapsed = 00:00:57 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 747 ; free virtual = 3870
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.537 | TNS=-13.007| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1f33990d3

Time (s): cpu = 00:04:00 ; elapsed = 00:00:58 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 740 ; free virtual = 3863

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0122786 %
  Global Horizontal Routing Utilization  = 0.00136875 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 133824
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 113085
  Number of Partially Routed Nets     = 20739
  Number of Node Overlaps             = 5

Phase 2 Router Initialization | Checksum: 21241c05d

Time (s): cpu = 00:04:05 ; elapsed = 00:01:00 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 737 ; free virtual = 3860

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 21241c05d

Time (s): cpu = 00:04:05 ; elapsed = 00:01:00 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 737 ; free virtual = 3860
Phase 3 Initial Routing | Checksum: b3006111

Time (s): cpu = 00:05:01 ; elapsed = 00:01:17 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 682 ; free virtual = 3805

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.44|     4x4|      1.59|     4x4|      1.05|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   16x16|      1.78|   16x16|      3.70|   16x16|      2.10|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.52|     4x4|      0.46|   16x16|      1.81|
|___________|________|__________|________|__________|________|__________|
|       WEST|     2x2|      0.22|     2x2|      0.23|     8x8|      1.41|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X15Y52->INT_X26Y75 (CLEM_X15Y52->DSP_X26Y75)
	INT_X16Y64->INT_X23Y71 (CMT_L_X16Y60->CLEL_R_X23Y71)
	INT_X16Y63->INT_X23Y70 (CMT_L_X16Y60->CLEL_R_X23Y70)
	INT_X16Y70->INT_X23Y77 (CMT_L_X16Y60->CLEL_R_X23Y77)
	INT_X16Y62->INT_X23Y69 (CMT_L_X16Y60->CLEL_R_X23Y69)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X8Y63->INT_X23Y78 (INT_X8Y63->CLEL_R_X23Y78)
	INT_X16Y64->INT_X23Y71 (CMT_L_X16Y60->CLEL_R_X23Y71)
	INT_X8Y63->INT_X15Y70 (INT_X8Y63->CLEL_R_X15Y70)
	INT_X16Y71->INT_X23Y78 (CMT_L_X16Y60->CLEL_R_X23Y78)
	INT_X16Y63->INT_X23Y70 (CMT_L_X16Y60->CLEL_R_X23Y70)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X16Y60->INT_X27Y75 (CMT_L_X16Y60->CLEL_R_X27Y75)
	INT_X12Y76->INT_X15Y79 (CLEM_X12Y76->CLEL_R_X15Y79)
	INT_X12Y72->INT_X15Y75 (CLEM_X12Y72->CLEL_R_X15Y75)
	INT_X20Y72->INT_X23Y75 (CLEM_X20Y72->CLEL_R_X23Y75)
	INT_X24Y72->INT_X27Y75 (CLEM_X24Y72->CLEL_R_X27Y75)
EAST
	INT_X6Y69->INT_X17Y84 (CLEM_X6Y69->DSP_X17Y80)
	INT_X8Y72->INT_X15Y79 (INT_X8Y72->CLEL_R_X15Y79)
	INT_X8Y71->INT_X15Y78 (INT_X8Y71->CLEL_R_X15Y78)
	INT_X8Y78->INT_X15Y85 (INT_X8Y78->CLEL_R_X15Y85)
	INT_X8Y70->INT_X15Y77 (INT_X8Y70->CLEL_R_X15Y77)

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 31416
 Number of Nodes with overlaps = 3350
 Number of Nodes with overlaps = 726
 Number of Nodes with overlaps = 302
 Number of Nodes with overlaps = 197
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.578 | TNS=-34.435| WHS=-0.084 | THS=-1.518 |

Phase 4.1 Global Iteration 0 | Checksum: 12314ef9b

Time (s): cpu = 00:14:11 ; elapsed = 00:05:14 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 657 ; free virtual = 3780

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 961
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.612 | TNS=-48.895| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e88b1dca

Time (s): cpu = 00:15:15 ; elapsed = 00:05:53 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 659 ; free virtual = 3782

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 436
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.542 | TNS=-36.785| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 246a14d70

Time (s): cpu = 00:15:57 ; elapsed = 00:06:25 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 658 ; free virtual = 3781

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 433
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.492 | TNS=-36.192| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 211093e9e

Time (s): cpu = 00:16:41 ; elapsed = 00:07:00 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 653 ; free virtual = 3776

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 320
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.468 | TNS=-34.480| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 1649ef78f

Time (s): cpu = 00:17:16 ; elapsed = 00:07:25 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 649 ; free virtual = 3773

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 270
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.551 | TNS=-37.013| WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: 20fe4d1be

Time (s): cpu = 00:17:49 ; elapsed = 00:07:51 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 652 ; free virtual = 3776
Phase 4 Rip-up And Reroute | Checksum: 20fe4d1be

Time (s): cpu = 00:17:50 ; elapsed = 00:07:52 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 651 ; free virtual = 3775

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f034f3fc

Time (s): cpu = 00:18:30 ; elapsed = 00:08:03 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 651 ; free virtual = 3776
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.468 | TNS=-34.480| WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 1c79dd5cd

Time (s): cpu = 00:18:58 ; elapsed = 00:08:11 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 639 ; free virtual = 3763
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.468 | TNS=-34.480| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 17f4947ce

Time (s): cpu = 00:19:22 ; elapsed = 00:08:18 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 583 ; free virtual = 3707

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17f4947ce

Time (s): cpu = 00:19:22 ; elapsed = 00:08:18 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 583 ; free virtual = 3707
Phase 5 Delay and Skew Optimization | Checksum: 17f4947ce

Time (s): cpu = 00:19:22 ; elapsed = 00:08:19 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 583 ; free virtual = 3708

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ca3954a4

Time (s): cpu = 00:19:50 ; elapsed = 00:08:26 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 591 ; free virtual = 3716
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.468 | TNS=-26.736| WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a3aadeb3

Time (s): cpu = 00:19:51 ; elapsed = 00:08:27 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 591 ; free virtual = 3715
Phase 6 Post Hold Fix | Checksum: 1a3aadeb3

Time (s): cpu = 00:19:51 ; elapsed = 00:08:27 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 591 ; free virtual = 3715

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 23.7229 %
  Global Horizontal Routing Utilization  = 21.0522 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 82.6291%, No Congested Regions.
South Dir 2x2 Area, Max Cong = 85.3081%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X18Y64 -> INT_X19Y65
East Dir 1x1 Area, Max Cong = 92.3077%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X9Y89 -> INT_X9Y89
   INT_X16Y86 -> INT_X16Y86
   INT_X9Y80 -> INT_X9Y80
   INT_X9Y79 -> INT_X9Y79
   INT_X8Y74 -> INT_X8Y74
West Dir 1x1 Area, Max Cong = 90.3846%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X28Y73 -> INT_X28Y73
   INT_X27Y72 -> INT_X27Y72
   INT_X27Y70 -> INT_X27Y70

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 0.333333 Sparse Ratio: 0.75
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.333333 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 1de13449d

Time (s): cpu = 00:19:53 ; elapsed = 00:08:28 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 593 ; free virtual = 3717

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1de13449d

Time (s): cpu = 00:19:54 ; elapsed = 00:08:29 . Memory (MB): peak = 6803.266 ; gain = 0.000 ; free physical = 590 ; free virtual = 3715

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1de13449d

Time (s): cpu = 00:20:05 ; elapsed = 00:08:36 . Memory (MB): peak = 6827.277 ; gain = 24.012 ; free physical = 584 ; free virtual = 3709

Phase 10 Leaf Clock Prog Delay Opt

Phase 10.1 Delay CleanUp

Phase 10.1.1 Update Timing
Phase 10.1.1 Update Timing | Checksum: 11c1ca516

Time (s): cpu = 00:22:08 ; elapsed = 00:09:15 . Memory (MB): peak = 7441.520 ; gain = 638.254 ; free physical = 497 ; free virtual = 3203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-11.208| WHS=0.009  | THS=0.000  |


Phase 10.1.2 Update Timing
Phase 10.1.2 Update Timing | Checksum: 1742178b9

Time (s): cpu = 00:22:36 ; elapsed = 00:09:23 . Memory (MB): peak = 7441.520 ; gain = 638.254 ; free physical = 489 ; free virtual = 3195
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-11.208| WHS=0.009  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 10.1 Delay CleanUp | Checksum: 163494c20

Time (s): cpu = 00:22:47 ; elapsed = 00:09:26 . Memory (MB): peak = 7441.520 ; gain = 638.254 ; free physical = 484 ; free virtual = 3190

Phase 10.2 Hold Fix Iter

Phase 10.2.1 Update Timing
Phase 10.2.1 Update Timing | Checksum: 1eb4f75f2

Time (s): cpu = 00:23:45 ; elapsed = 00:09:41 . Memory (MB): peak = 7441.520 ; gain = 638.254 ; free physical = 483 ; free virtual = 3190
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-10.900| WHS=0.009  | THS=0.000  |

Phase 10.2 Hold Fix Iter | Checksum: 21acae27e

Time (s): cpu = 00:23:46 ; elapsed = 00:09:42 . Memory (MB): peak = 7441.520 ; gain = 638.254 ; free physical = 482 ; free virtual = 3188
Phase 10 Leaf Clock Prog Delay Opt | Checksum: 1ede67ce5

Time (s): cpu = 00:24:44 ; elapsed = 00:09:58 . Memory (MB): peak = 7441.520 ; gain = 638.254 ; free physical = 831 ; free virtual = 3537

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 1ede67ce5

Time (s): cpu = 00:24:55 ; elapsed = 00:10:05 . Memory (MB): peak = 7457.527 ; gain = 654.262 ; free physical = 835 ; free virtual = 3542

Phase 12 Resolve XTalk
Phase 12 Resolve XTalk | Checksum: 1ede67ce5

Time (s): cpu = 00:24:56 ; elapsed = 00:10:05 . Memory (MB): peak = 7457.527 ; gain = 654.262 ; free physical = 835 ; free virtual = 3541

Phase 13 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.154 | TNS=-5.338 | WHS=0.009  | THS=0.000  |

Phase 13 Post Router Timing | Checksum: 17bc1a3a2

Time (s): cpu = 00:26:11 ; elapsed = 00:10:19 . Memory (MB): peak = 7457.527 ; gain = 654.262 ; free physical = 818 ; free virtual = 3524
Time taken to check if laguna hold fix is required (in secs): 0

Phase 14 Physical Synthesis in Router

Phase 14.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.154 | TNS=-5.338 | WHS=0.009 | THS=0.000 |
Phase 14.1 Physical Synthesis Initialization | Checksum: 17bc1a3a2

Time (s): cpu = 00:26:46 ; elapsed = 00:10:34 . Memory (MB): peak = 7457.527 ; gain = 654.262 ; free physical = 669 ; free virtual = 3382

Phase 14.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.154 | TNS=-5.338 | WHS=0.009 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_design_1_clk_wiz_0_0. Processed net: bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst/xpm_memory_base_inst/doutb[32].
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7457.527 ; gain = 0.000 ; free physical = 666 ; free virtual = 3379
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_design_1_clk_wiz_0_0. Processed net: bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/mm2s_active_reg_rep__6_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_design_1_clk_wiz_0_0. Processed net: bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst_i_54_n_0.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.154 | TNS=-5.338 | WHS=0.009 | THS=0.000 |
Phase 14.2 Critical Path Optimization | Checksum: 1a52e67d8

Time (s): cpu = 00:27:22 ; elapsed = 00:10:48 . Memory (MB): peak = 7457.527 ; gain = 654.262 ; free physical = 666 ; free virtual = 3379
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7457.527 ; gain = 0.000 ; free physical = 666 ; free virtual = 3378
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.154 | TNS=-5.338 | WHS=0.009 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7457.527 ; gain = 0.000 ; free physical = 666 ; free virtual = 3379
Phase 14 Physical Synthesis in Router | Checksum: 1326542f4

Time (s): cpu = 00:27:24 ; elapsed = 00:10:50 . Memory (MB): peak = 7457.527 ; gain = 654.262 ; free physical = 805 ; free virtual = 3518

Phase 15 Route finalize
Phase 15 Route finalize | Checksum: 1326542f4

Time (s): cpu = 00:27:25 ; elapsed = 00:10:50 . Memory (MB): peak = 7457.527 ; gain = 654.262 ; free physical = 805 ; free virtual = 3518
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:27:25 ; elapsed = 00:10:50 . Memory (MB): peak = 7457.527 ; gain = 654.262 ; free physical = 1151 ; free virtual = 3864
INFO: [Common 17-83] Releasing license: Implementation
1462 Infos, 238 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:27:59 ; elapsed = 00:11:03 . Memory (MB): peak = 7457.527 ; gain = 654.262 ; free physical = 1151 ; free virtual = 3864
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 7457.527 ; gain = 0.000 ; free physical = 951 ; free virtual = 3864
report_design_analysis: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 7457.527 ; gain = 0.000 ; free physical = 942 ; free virtual = 3856
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.runs/impl_1/apex_control_mgt_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 7457.527 ; gain = 0.000 ; free physical = 1081 ; free virtual = 3864
INFO: [runtcl-4] Executing : report_drc -file apex_control_mgt_top_drc_routed.rpt -pb apex_control_mgt_top_drc_routed.pb -rpx apex_control_mgt_top_drc_routed.rpx
Command: report_drc -file apex_control_mgt_top_drc_routed.rpt -pb apex_control_mgt_top_drc_routed.pb -rpx apex_control_mgt_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.runs/impl_1/apex_control_mgt_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:37 ; elapsed = 00:00:10 . Memory (MB): peak = 7457.527 ; gain = 0.000 ; free physical = 1100 ; free virtual = 3883
INFO: [runtcl-4] Executing : report_methodology -file apex_control_mgt_top_methodology_drc_routed.rpt -pb apex_control_mgt_top_methodology_drc_routed.pb -rpx apex_control_mgt_top_methodology_drc_routed.rpx
Command: report_methodology -file apex_control_mgt_top_methodology_drc_routed.rpt -pb apex_control_mgt_top_methodology_drc_routed.pb -rpx apex_control_mgt_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:107] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:108] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.runs/impl_1/apex_control_mgt_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:27 ; elapsed = 00:00:21 . Memory (MB): peak = 7457.527 ; gain = 0.000 ; free physical = 1117 ; free virtual = 3901
INFO: [runtcl-4] Executing : report_power -file apex_control_mgt_top_power_routed.rpt -pb apex_control_mgt_top_power_summary_routed.pb -rpx apex_control_mgt_top_power_routed.rpx
Command: report_power -file apex_control_mgt_top_power_routed.rpt -pb apex_control_mgt_top_power_summary_routed.pb -rpx apex_control_mgt_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:107] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/constrs_1/imports/new/7015_primary.xdc:108] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1474 Infos, 243 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:08 ; elapsed = 00:00:25 . Memory (MB): peak = 7481.539 ; gain = 24.012 ; free physical = 992 ; free virtual = 3793
INFO: [runtcl-4] Executing : report_route_status -file apex_control_mgt_top_route_status.rpt -pb apex_control_mgt_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file apex_control_mgt_top_timing_summary_routed.rpt -pb apex_control_mgt_top_timing_summary_routed.pb -rpx apex_control_mgt_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 7481.539 ; gain = 0.000 ; free physical = 922 ; free virtual = 3737
INFO: [runtcl-4] Executing : report_incremental_reuse -file apex_control_mgt_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file apex_control_mgt_top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7481.539 ; gain = 0.000 ; free physical = 912 ; free virtual = 3727
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file apex_control_mgt_top_bus_skew_routed.rpt -pb apex_control_mgt_top_bus_skew_routed.pb -rpx apex_control_mgt_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs

WARNING::74 - Unsupported FPGA device name 'xck26-sfvc784-2LV-c'. Verify that the specified device is a valid customer supported device.
-p xck26-sfvc784-2LV-c
   ^

INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/tx_csum_0/inst/data_fifo_i/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axis_data_fifo_5/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axis_data_fifo_4>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axis_data_fifo_3>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axis_data_fifo_2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axis_data_fifo_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TUSER/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/ASYNC_FIFO.I_STSSTRM_FIFO_TID_TDEST/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_ASYNC_FIFO.I_STSSTRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.INCLUDE_STS_FIFO.I_BUF_STS_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_ASYNC.I_SOF_EOF_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TUSER_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_TDEST_FIFO/GEN_ASYNC_FIFO.I_TDEST_TID_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_ASYNC_FIFO.I_CNTRL_STRM_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <bdw/design_1_i/hier_0/axi_mcdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/C2C/axi_chip2chip_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/C2C/axi_chip2chip_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/C2C/axi_chip2chip_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/C2C/axi_chip2chip_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/C2C/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/C2C/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/C2C/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <bdw/design_1_i/C2C/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force apex_control_mgt_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
CRITICAL WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more IP cores that use separately licensed features. If the design has been configured to make use of evaluation features, please note that these features will cease to function after a certain period of time. Please consult the core datasheet to determine whether the core which you have configured will be affected. Evaluation features should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'design_1_xxv_ethernet_0_0' (xxv_ethernet_v4_1_3) was generated with multiple features:
        IP feature 'x_eth_mac@2022.04' was enabled using a bought license.
        IP feature 'xxv_eth_basekr@2022.04' was enabled using a design_linking license.
        IP feature 'xxv_eth_mac_pcs@2022.04' was enabled using a bought license.
        IP feature 'xxv_tsn_802d1cm@2022.04' was enabled using a design_linking license.

Resolution: If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I0) is not included in the LUT equation: 'O6=(A2*A6*A3*A4)+(A2*A6*A3*(~A4)*A5)+(A2*A6*(~A3)*A5)+(A2*(~A6)*A4)+(A2*(~A6)*(~A4)*A5)+((~A2)*A4)+((~A2)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I0) is not included in the LUT equation: 'O5=(A5*A3)+((~A5)*A4)+((~A5)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A1)+((~A1)*A3*A5*A4)+((~A1)*(~A3)*A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_3/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A1)+((~A1)*A3*A5*A4)+((~A1)*(~A3)*A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_4/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A1)+((~A4)*A5*A1)+((~A4)*(~A5)*A3)+((~A4)*(~A5)*(~A3)*A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A1)+((~A4)*A2*A1)+((~A4)*(~A2)*A5)+((~A4)*(~A2)*(~A5)*A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*A1)+((~A2)*A5*A1)+((~A2)*(~A5)*A4)+((~A2)*(~A5)*(~A4)*A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell bdw/design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin bdw/design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*(~A2))+((~A5)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A1)+((~A1)*A2*A3*A5)+((~A1)*(~A2)*A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell bdw/design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin bdw/design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*(~A2))+((~A5)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A1)+((~A1)*A4*A3*A2)+((~A1)*(~A4)*A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I0) is not included in the LUT equation: 'O5=(A3*A2)+((~A3)*A1)+((~A3)*(~A1)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4*A2)+(A4*(~A2)*A3)+((~A4)*A1*A3)+((~A4)*(~A1)*A2)+((~A4)*(~A1)*(~A2)*A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1 (pin bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I0) is not included in the LUT equation: 'O6=(A5*A1*A3*A2)+(A5*A1*A3*(~A2)*A4)+(A5*A1*(~A3)*A4)+(A5*(~A1)*A2)+(A5*(~A1)*(~A2)*A4)+((~A5)*A2)+((~A5)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDRC-153] Gated clock check: Net bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_config_inst/i2c_master_top_m0/next_state is a gated clock net sourced by a combinational pin bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_config_inst/i2c_master_top_m0/FSM_onehot_next_state_reg[8]_i_2/O, cell bdw/design_1_i/IPMC/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_config_inst/i2c_master_top_m0/FSM_onehot_next_state_reg[8]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell bdw/design_1_i/cpu/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell bdw/design_1_i/cpu/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_MM2S_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_S2MM_FTCH_Q_IF.FTCH_QUEUE_I/I_FTCH_BRAM/USE_XPM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.INCLUDE_STS_FIFO.I_BUF_STS_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.INCLUDE_BUF_FIFO.I_BUF_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 599 net(s) have no routable loads. The problem bus(es) and/or net(s) are bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.reset_i, bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i, bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tck_i, bdw/design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i, bdw/design_1_i/hier_0/axi_mcdma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_UPPER_MSB_NXTDESC.s2mm_nxtdesc_wren_reg_rep__2_0, bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/addr_cnt_w[6], bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/addr_cnt_w[6], bdw/design_1_i/IPMC/i2cSlave_0/inst/u_registerInterface/addr_cnt_w[7], bdw/design_1_i/IPMC/i2cSlave_1/inst/u_registerInterface/addr_cnt_w[7], bdw/design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bdw/design_1_i/cpu/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bdw/design_1_i/cpu/axi_interconnect_2/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bdw/design_1_i/cpu/axi_interconnect_5/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bdw/design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bdw/design_1_i/cpu/ps7_0_axi_periph/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 325 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 41 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Overwriting "TIMESTAMP" with "9E30602F" for option USR_ACCESS
TIMESTAMP = Thu Dec 19 06:00:47 2024

Creating bitmap...
Creating bitstream...
Bitstream compression saved 9298496 bits.
Writing bitstream ./apex_control_mgt_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 41 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:12 ; elapsed = 00:00:36 . Memory (MB): peak = 7481.539 ; gain = 0.000 ; free physical = 876 ; free virtual = 3701
INFO: [Common 17-206] Exiting Vivado at Thu Dec 19 06:01:10 2024...
