Analysis & Synthesis report for FrontPanel01
Tue Jun 22 19:53:59 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |FrontPanel01_test|FrontPanel01:fp01|i2c:i2cIF|state
 11. Registers Protected by Synthesis
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for RAM_8KB_DP:RAM_Test|altsyncram:altsyncram_component|altsyncram_70r3:auto_generated
 19. Source assignments for FrontPanel01:fp01
 20. Source assignments for FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ld54:auto_generated|altsyncram_cs53:altsyncram1
 21. Source assignments for FrontPanel01:fp01|Debouncer32:debouncePB
 22. Source assignments for sld_signaltap:auto_signaltap_0
 23. Source assignments for FrontPanel01:fp01|IOP16:iop16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated
 24. Parameter Settings for User Entity Instance: RAM_8KB_DP:RAM_Test|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: FrontPanel01:fp01
 26. Parameter Settings for User Entity Instance: FrontPanel01:fp01|IOP16:iop16
 27. Parameter Settings for User Entity Instance: FrontPanel01:fp01|IOP16:iop16|GrayCounter:greyLow
 28. Parameter Settings for User Entity Instance: FrontPanel01:fp01|IOP16:iop16|lifo:\GEN_STACK_DEEPER:lifo
 29. Parameter Settings for User Entity Instance: FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component
 30. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 31. Parameter Settings for Inferred Entity Instance: FrontPanel01:fp01|IOP16:iop16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0
 32. altsyncram Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "FrontPanel01:fp01|IOP16:iop16|lifo:\GEN_STACK_DEEPER:lifo"
 34. Port Connectivity Checks: "FrontPanel01:fp01|IOP16:iop16|GrayCounter:greyLow"
 35. Port Connectivity Checks: "FrontPanel01:fp01|IOP16:iop16"
 36. Port Connectivity Checks: "FrontPanel01:fp01"
 37. Port Connectivity Checks: "RAM_8KB_DP:RAM_Test"
 38. Signal Tap Logic Analyzer Settings
 39. In-System Memory Content Editor Settings
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Connections to In-System Debugging Instance "auto_signaltap_0"
 43. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 22 19:53:59 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; FrontPanel01                                ;
; Top-level Entity Name              ; FrontPanel01_test                           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,847                                       ;
;     Total combinational functions  ; 1,235                                       ;
;     Dedicated logic registers      ; 1,197                                       ;
; Total registers                    ; 1197                                        ;
; Total pins                         ; 7                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 84,288                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; FrontPanel01_test  ; FrontPanel01       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                          ; Library     ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd                            ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd                                            ;             ;
; ../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd                          ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd                                          ;             ;
; ../../MultiComp (VHDL Template)/Components/CPU/IOP16/lifo.vhd                                     ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/lifo.vhd                                                     ;             ;
; ../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd                               ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd                                               ;             ;
; ../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd                                   ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd                                                   ;             ;
; ../../MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd                                  ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd                                                  ;             ;
; ../../MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd                         ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd                                         ;             ;
; ../../MultiComp (VHDL Template)/Components/I2C/i2c.vhd                                            ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/I2C/i2c.vhd                                                            ;             ;
; FrontPanel01_test.vhd                                                                             ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/FrontPanel01_test.vhd                                              ;             ;
; IOP_ROM.vhd                                                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/IOP_ROM.vhd                                                        ;             ;
; RAM_8KB_DP.vhd                                                                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/RAM_8KB_DP.vhd                                                     ;             ;
; altsyncram.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                 ;             ;
; stratix_ram_block.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                          ;             ;
; lpm_mux.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                    ;             ;
; lpm_decode.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                 ;             ;
; aglobal201.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                 ;             ;
; a_rdenreg.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                  ;             ;
; altrom.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                     ;             ;
; altram.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                     ;             ;
; altdpram.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                   ;             ;
; db/altsyncram_70r3.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_70r3.tdf                                             ;             ;
; db/altsyncram_ld54.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf                                             ;             ;
; db/altsyncram_cs53.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_cs53.tdf                                             ;             ;
; ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif                    ;             ;
; sld_mod_ram_rom.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                              ;             ;
; sld_rom_sr.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                 ;             ;
; sld_signaltap.vhd                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                              ;             ;
; sld_signaltap_impl.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                         ;             ;
; sld_ela_control.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                            ;             ;
; lpm_shiftreg.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                               ;             ;
; lpm_constant.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                               ;             ;
; dffeea.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                     ;             ;
; sld_mbpmg.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                  ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                   ;             ;
; sld_buffer_manager.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                         ;             ;
; db/altsyncram_9524.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_9524.tdf                                             ;             ;
; altdpram.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                   ;             ;
; memmodes.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                 ;             ;
; a_hdffe.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                    ;             ;
; alt_le_rden_reg.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                            ;             ;
; altsyncram.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                 ;             ;
; lpm_mux.tdf                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                    ;             ;
; muxlut.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                     ;             ;
; bypassff.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                   ;             ;
; altshift.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                                                   ;             ;
; db/mux_ssc.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                 ;             ;
; declut.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                                                                                     ;             ;
; lpm_compare.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                ;             ;
; db/decode_dvf.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                ;             ;
; lpm_add_sub.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                ;             ;
; cmpconst.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                   ;             ;
; lpm_counter.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                ;             ;
; alt_counter_stratix.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                        ;             ;
; db/cntr_8hi.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/cntr_8hi.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/cmpr_ngc.tdf                                                    ;             ;
; sld_hub.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                    ; altera_sld  ;
; db/ip/sldd3ad11c3/alt_sld_fab.v                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/ip/sldd3ad11c3/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                               ;             ;
; db/altsyncram_2pd1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_2pd1.tdf                                             ;             ;
; FrontPanel01.vhd                                                                                  ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/FrontPanel01.vhd                                                   ;             ;
; Debounce32.vhd                                                                                    ; yes             ; User VHDL File                               ; Debounce32.vhd                                                                                                                                                        ;             ;
; db/altsyncram_1c54.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_1c54.tdf                                             ;             ;
; db/altsyncram_ft53.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ft53.tdf                                             ;             ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 1,847            ;
;                                             ;                  ;
; Total combinational functions               ; 1235             ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 428              ;
;     -- 3 input functions                    ; 461              ;
;     -- <=2 input functions                  ; 346              ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 1080             ;
;     -- arithmetic mode                      ; 155              ;
;                                             ;                  ;
; Total registers                             ; 1197             ;
;     -- Dedicated logic registers            ; 1197             ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 7                ;
; Total memory bits                           ; 84288            ;
;                                             ;                  ;
; Embedded Multiplier 9-bit elements          ; 0                ;
;                                             ;                  ;
; Maximum fan-out node                        ; i_CLOCK_50~input ;
; Maximum fan-out                             ; 883              ;
; Total fan-out                               ; 9383             ;
; Average fan-out                             ; 3.65             ;
+---------------------------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                           ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |FrontPanel01_test                                                                                                                      ; 1235 (20)           ; 1197 (19)                 ; 84288       ; 0            ; 0       ; 0         ; 7    ; 0            ; |FrontPanel01_test                                                                                                                                                                                                                                                                                                                                            ; FrontPanel01_test                 ; work         ;
;    |Debouncer:debounceReset|                                                                                                            ; 26 (26)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|Debouncer:debounceReset                                                                                                                                                                                                                                                                                                                    ; Debouncer                         ; work         ;
;    |FrontPanel01:fp01|                                                                                                                  ; 632 (131)           ; 271 (96)                  ; 8384        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|FrontPanel01:fp01                                                                                                                                                                                                                                                                                                                          ; FrontPanel01                      ; work         ;
;       |Debouncer32:debouncePB|                                                                                                          ; 105 (105)           ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB                                                                                                                                                                                                                                                                                                   ; Debouncer32                       ; work         ;
;       |IOP16:iop16|                                                                                                                     ; 348 (170)           ; 131 (12)                  ; 8384        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16                                                                                                                                                                                                                                                                                                              ; IOP16                             ; work         ;
;          |GrayCounter:greyLow|                                                                                                          ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|GrayCounter:greyLow                                                                                                                                                                                                                                                                                          ; GrayCounter                       ; work         ;
;          |IOP_ROM:\GEN_512W_INST_ROM:IopRom|                                                                                            ; 75 (0)              ; 48 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom                                                                                                                                                                                                                                                                            ; IOP_ROM                           ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 75 (0)              ; 48 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;                |altsyncram_ld54:auto_generated|                                                                                         ; 75 (0)              ; 48 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ld54:auto_generated                                                                                                                                                                                                             ; altsyncram_ld54                   ; work         ;
;                   |altsyncram_cs53:altsyncram1|                                                                                         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ld54:auto_generated|altsyncram_cs53:altsyncram1                                                                                                                                                                                 ; altsyncram_cs53                   ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 75 (53)             ; 48 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ld54:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                   ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ld54:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                ; sld_rom_sr                        ; work         ;
;          |RegFile8x8:RegFile|                                                                                                           ; 86 (86)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|RegFile8x8:RegFile                                                                                                                                                                                                                                                                                           ; RegFile8x8                        ; work         ;
;          |lifo:\GEN_STACK_DEEPER:lifo|                                                                                                  ; 14 (14)             ; 4 (4)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|lifo:\GEN_STACK_DEEPER:lifo                                                                                                                                                                                                                                                                                  ; lifo                              ; work         ;
;             |altsyncram:r_mem_rtl_0|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                |altsyncram_2pd1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated                                                                                                                                                                                                                            ; altsyncram_2pd1                   ; work         ;
;       |i2c:i2cIF|                                                                                                                       ; 48 (48)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|FrontPanel01:fp01|i2c:i2cIF                                                                                                                                                                                                                                                                                                                ; i2c                               ; work         ;
;    |RAM_8KB_DP:RAM_Test|                                                                                                                ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|RAM_8KB_DP:RAM_Test                                                                                                                                                                                                                                                                                                                        ; RAM_8KB_DP                        ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|RAM_8KB_DP:RAM_Test|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;          |altsyncram_70r3:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|RAM_8KB_DP:RAM_Test|altsyncram:altsyncram_component|altsyncram_70r3:auto_generated                                                                                                                                                                                                                                                         ; altsyncram_70r3                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 179 (1)             ; 118 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 178 (0)             ; 118 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 178 (0)             ; 118 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 178 (1)             ; 118 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 177 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 177 (138)           ; 112 (84)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 378 (2)             ; 766 (82)                  ; 10368       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 376 (0)             ; 684 (0)                   ; 10368       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 376 (88)            ; 684 (398)                 ; 10368       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 10368       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_9524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 10368       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9524:auto_generated                                                                                                                                                 ; altsyncram_9524                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 4 (1)               ; 21 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 2 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 2 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 147 (11)            ; 130 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_8hi:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8hi:auto_generated                                                             ; cntr_8hi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 81 (81)             ; 81 (81)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FrontPanel01_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------------------------------------------------------+
; FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ld54:auto_generated|altsyncram_cs53:altsyncram1|ALTSYNCRAM                                 ; AUTO ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif ;
; FrontPanel01:fp01|IOP16:iop16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ALTSYNCRAM                                                                            ; AUTO ; Simple Dual Port ; 16           ; 12           ; 16           ; 12           ; 192   ; None                                                                                              ;
; RAM_8KB_DP:RAM_Test|altsyncram:altsyncram_component|altsyncram_70r3:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; None                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 81           ; 128          ; 81           ; 10368 ; None                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FrontPanel01_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom                                                                                                                                                                                                     ; IOP_ROM.vhd     ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |FrontPanel01_test|RAM_8KB_DP:RAM_Test                                                                                                                                                                                                                                                 ; RAM_8KB_DP.vhd  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |FrontPanel01_test|FrontPanel01:fp01|i2c:i2cIF|state                                    ;
+---------------+--------------+--------------+-------------+--------------+---------------+--------------+
; Name          ; state.s_done ; state.s_stop ; state.s_ack ; state.s_data ; state.s_start ; state.s_idle ;
+---------------+--------------+--------------+-------------+--------------+---------------+--------------+
; state.s_idle  ; 0            ; 0            ; 0           ; 0            ; 0             ; 0            ;
; state.s_start ; 0            ; 0            ; 0           ; 0            ; 1             ; 1            ;
; state.s_data  ; 0            ; 0            ; 0           ; 1            ; 0             ; 1            ;
; state.s_ack   ; 0            ; 0            ; 1           ; 0            ; 0             ; 1            ;
; state.s_stop  ; 0            ; 1            ; 0           ; 0            ; 0             ; 1            ;
; state.s_done  ; 1            ; 0            ; 0           ; 0            ; 0             ; 1            ;
+---------------+--------------+--------------+-------------+--------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                          ;
+-----------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; FrontPanel01:fp01|w_rawPBs[0]                             ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[10]                            ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[11]                            ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[12]                            ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[13]                            ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[14]                            ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[15]                            ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[16]                            ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[17]                            ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[18]                            ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[19]                            ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[1]                             ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[20]                            ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[21]                            ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[22]                            ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[23]                            ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[24]                            ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[25]                            ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[26]                            ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[27]                            ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[28]                            ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[29]                            ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[2]                             ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[30]                            ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[31]                            ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[3]                             ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[4]                             ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[5]                             ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[6]                             ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[7]                             ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[8]                             ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|w_rawPBs[9]                             ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_LdStrobe       ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount      ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|Debouncer32:debouncePB|w_dig_counter[0] ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|Debouncer32:debouncePB|w_dig_counter[1] ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|Debouncer32:debouncePB|w_dig_counter[2] ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|Debouncer32:debouncePB|w_dig_counter[3] ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|Debouncer32:debouncePB|w_dig_counter[4] ; yes                                                              ; yes                                        ;
; FrontPanel01:fp01|Debouncer32:debouncePB|w_dig_counter[5] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 40                 ;                                                                  ;                                            ;
+-----------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                         ;
+------------------------------------------------------------+-------------------------------------------------------+------------------------+
; Latch Name                                                 ; Latch Enable Signal                                   ; Free of Timing Hazards ;
+------------------------------------------------------------+-------------------------------------------------------+------------------------+
; FrontPanel01:fp01|IOP16:iop16|w_zBit                       ; GND                                                   ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[0]_261  ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[25]_461 ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[8]_325  ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[24]_453 ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[16]_389 ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[7]_317  ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[15]_381 ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[23]_445 ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[31]_509 ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[14]_373 ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[6]_309  ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[22]_437 ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[13]_365 ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[5]_301  ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[21]_429 ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[12]_357 ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[4]_293  ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[20]_421 ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[11]_349 ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[3]_285  ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[19]_413 ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[10]_341 ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[2]_277  ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[18]_405 ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1]_269  ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[9]_333  ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[17]_397 ; FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1] ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[26]                         ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[0]                          ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[25]                         ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[8]                          ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[24]                         ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[16]                         ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[7]                          ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[15]                         ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[23]                         ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[31]                         ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[14]                         ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[6]                          ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[22]                         ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[13]                         ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[5]                          ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[21]                         ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[12]                         ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[4]                          ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[20]                         ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[11]                         ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[3]                          ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[19]                         ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[10]                         ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[2]                          ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[18]                         ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[1]                          ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[9]                          ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[17]                         ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[27]                         ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[28]                         ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[29]                         ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; FrontPanel01:fp01|w_latchedPBs[30]                         ; FrontPanel01:fp01|w_scanStrobe                        ; yes                    ;
; Number of user-specified and inferred latches = 60         ;                                                       ;                        ;
+------------------------------------------------------------+-------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                       ;
+--------------------------------------------+---------------------------------------------+
; Register name                              ; Reason for Removal                          ;
+--------------------------------------------+---------------------------------------------+
; FrontPanel01:fp01|i2c:i2cIF|state.s_done   ; Lost fanout                                 ;
; Debouncer:debounceReset|dig_counter[0]     ; Merged with FrontPanel01:fp01|w_i2cCount[0] ;
; Debouncer:debounceReset|dig_counter[18,19] ; Lost fanout                                 ;
; Total Number of Removed Registers = 4      ;                                             ;
+--------------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1197  ;
; Number of registers using Synchronous Clear  ; 97    ;
; Number of registers using Synchronous Load   ; 100   ;
; Number of registers using Asynchronous Clear ; 274   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 539   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; FrontPanel01:fp01|o_UsrLed                                                                                                                                                                                                                                                                                                      ; 2       ;
; Debouncer:debounceReset|o_PinOut                                                                                                                                                                                                                                                                                                ; 69      ;
; FrontPanel01:fp01|Debouncer32:debouncePB|o_LdStrobe                                                                                                                                                                                                                                                                             ; 1       ;
; FrontPanel01:fp01|i2c:i2cIF|w_scl                                                                                                                                                                                                                                                                                               ; 2       ;
; FrontPanel01:fp01|i2c:i2cIF|w_sda                                                                                                                                                                                                                                                                                               ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 15                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                           ;
+-------------------------------------------------------------------------+-----------------------------------------------------------------------+------+
; Register Name                                                           ; Megafunction                                                          ; Type ;
+-------------------------------------------------------------------------+-----------------------------------------------------------------------+------+
; FrontPanel01:fp01|IOP16:iop16|lifo:\GEN_STACK_DEEPER:lifo|o_data[0..11] ; FrontPanel01:fp01|IOP16:iop16|lifo:\GEN_STACK_DEEPER:lifo|r_mem_rtl_0 ; RAM  ;
+-------------------------------------------------------------------------+-----------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ld54:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ld54:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |FrontPanel01_test|w_AddrCounter[8]                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|RegFile8x8:RegFile|w_regFR0[0]                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|RegFile8x8:RegFile|w_regFR4[4]                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|RegFile8x8:RegFile|w_regFR2[4]                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|RegFile8x8:RegFile|w_regFR6[3]                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|RegFile8x8:RegFile|w_regFR1[4]                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|RegFile8x8:RegFile|w_regFR5[2]                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|RegFile8x8:RegFile|w_regFR3[0]                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|RegFile8x8:RegFile|w_regFR7[3]                                                                                                                                                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ld54:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |FrontPanel01_test|FrontPanel01:fp01|w_PBDelay[25]                                                                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB|w_dig_counter[0]                                                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1]                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ld54:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp01|i2c:i2cIF|w_shift_reg[1]                                                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |FrontPanel01_test|FrontPanel01:fp01|i2c:i2cIF|w_nbit[2]                                                                                                                                                                                       ;
; 7:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|w_PC_out[8]                                                                                                                                                                                   ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ld54:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|w_AluOut[0]                                                                                                                                                                                   ;
; 9:1                ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|RegFile8x8:RegFile|o_DataOut[1]                                                                                                                                                               ;
; 14:1               ; 5 bits    ; 45 LEs        ; 40 LEs               ; 5 LEs                  ; No         ; |FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|w_regFileIn[6]                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_8KB_DP:RAM_Test|altsyncram:altsyncram_component|altsyncram_70r3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+------------------------------------------------------------+
; Source assignments for FrontPanel01:fp01                   ;
+------------------------------+-------+------+--------------+
; Assignment                   ; Value ; From ; To           ;
+------------------------------+-------+------+--------------+
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[31] ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[30] ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[29] ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[28] ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[27] ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[26] ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[25] ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[24] ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[23] ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[22] ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[21] ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[20] ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[19] ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[18] ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[17] ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[16] ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[15] ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[14] ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[13] ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[12] ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[11] ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[10] ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_loadStrobe ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_loadStrobe ;
+------------------------------+-------+------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ld54:auto_generated|altsyncram_cs53:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for FrontPanel01:fp01|Debouncer32:debouncePB  ;
+------------------------------+-------+------+--------------------+
; Assignment                   ; Value ; From ; To                 ;
+------------------------------+-------+------+--------------------+
; PRESERVE_REGISTER            ; on    ; -    ; o_LdStrobe~reg0    ;
; PRESERVE_REGISTER            ; on    ; -    ; w_dig_counter[5]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_dig_counter[4]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_dig_counter[3]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_dig_counter[2]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_dig_counter[1]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_dig_counter[0]   ;
; PRESERVE_REGISTER            ; on    ; -    ; w_termCount        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_slowClk~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_slowClk~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_pbPressed        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_pbPressed        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_dly3             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_dly3             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[31]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[31]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[30]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[30]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[29]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[29]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[28]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[28]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[27]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[27]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[26]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[26]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[25]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[25]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[24]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[24]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[23]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[23]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[22]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[22]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[21]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[21]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[20]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[20]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[19]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[19]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[18]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[18]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[17]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[17]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[16]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[16]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[15]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[15]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[14]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[14]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[13]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[13]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[12]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[12]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[11]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[11]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[10]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[10]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[9]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[9]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[8]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[8]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[7]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[7]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[6]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[6]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[5]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[5]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[4]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[4]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[3]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[3]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[2]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[2]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[1]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[1]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[0]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[0]~buf0  ;
+------------------------------+-------+------+--------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FrontPanel01:fp01|IOP16:iop16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_8KB_DP:RAM_Test|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                       ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 8                    ; Signed Integer                       ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                       ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                       ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_70r3      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrontPanel01:fp01 ;
+-------------------+-------+------------------------------------+
; Parameter Name    ; Value ; Type                               ;
+-------------------+-------+------------------------------------+
; inst_sram_size_in ; 512   ; Signed Integer                     ;
; stack_depth_in    ; 4     ; Signed Integer                     ;
+-------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrontPanel01:fp01|IOP16:iop16 ;
+---------------------+-------+----------------------------------------------+
; Parameter Name      ; Value ; Type                                         ;
+---------------------+-------+----------------------------------------------+
; inst_sram_size_pass ; 512   ; Signed Integer                               ;
; stack_depth_pass    ; 4     ; Signed Integer                               ;
+---------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrontPanel01:fp01|IOP16:iop16|GrayCounter:greyLow ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrontPanel01:fp01|IOP16:iop16|lifo:\GEN_STACK_DEEPER:lifo ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; g_index_width  ; 4     ; Signed Integer                                                                ;
; g_data_width   ; 12    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component            ;
+------------------------------------+---------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                             ; Type           ;
+------------------------------------+---------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                 ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                               ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                               ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                 ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                               ; Untyped        ;
; WIDTH_A                            ; 16                                                                                                ; Signed Integer ;
; WIDTHAD_A                          ; 9                                                                                                 ; Signed Integer ;
; NUMWORDS_A                         ; 512                                                                                               ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                              ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                              ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                              ; Untyped        ;
; WIDTH_B                            ; 1                                                                                                 ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                                 ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                                 ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                                            ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                            ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                            ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                            ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                            ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                              ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                              ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                              ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                              ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                              ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                              ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                 ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                 ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                              ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                 ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                              ; Untyped        ;
; INIT_FILE                          ; ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                            ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                 ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                            ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                            ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                            ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                   ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                             ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                             ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                 ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                                      ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ld54                                                                                   ; Untyped        ;
+------------------------------------+---------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0              ;
+-------------------------------------------------+---------------------------+----------------+
; Parameter Name                                  ; Value                     ; Type           ;
+-------------------------------------------------+---------------------------+----------------+
; lpm_type                                        ; sld_signaltap             ; String         ;
; sld_node_info                                   ; 805334528                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0           ; String         ;
; SLD_IP_VERSION                                  ; 6                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                         ; Signed Integer ;
; sld_data_bits                                   ; 81                        ; Untyped        ;
; sld_trigger_bits                                ; 1                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                         ; Untyped        ;
; sld_sample_depth                                ; 128                       ; Untyped        ;
; sld_segment_size                                ; 128                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                      ; Untyped        ;
; sld_state_bits                                  ; 11                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                         ; Signed Integer ;
; sld_trigger_level                               ; 1                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                      ; String         ;
; sld_inversion_mask_length                       ; 24                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000  ; Untyped        ;
; sld_power_up_trigger                            ; 0                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd ; String         ;
; sld_state_flow_use_generated                    ; 0                         ; Untyped        ;
; sld_current_resource_width                      ; 1                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 81                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                         ; Signed Integer ;
+-------------------------------------------------+---------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FrontPanel01:fp01|IOP16:iop16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 12                   ; Untyped                                                               ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                               ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 12                   ; Untyped                                                               ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_2pd1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                               ;
; Entity Instance                           ; RAM_8KB_DP:RAM_Test|altsyncram:altsyncram_component                                             ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                               ;
;     -- NUMWORDS_A                         ; 8192                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                               ;
;     -- NUMWORDS_B                         ; 8192                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
; Entity Instance                           ; FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                               ;
;     -- NUMWORDS_B                         ; 0                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
; Entity Instance                           ; FrontPanel01:fp01|IOP16:iop16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                       ;
;     -- WIDTH_A                            ; 12                                                                                              ;
;     -- NUMWORDS_A                         ; 16                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 12                                                                                              ;
;     -- NUMWORDS_B                         ; 16                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrontPanel01:fp01|IOP16:iop16|lifo:\GEN_STACK_DEEPER:lifo"                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; o_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrontPanel01:fp01|IOP16:iop16|GrayCounter:greyLow" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                        ;
+------+-------+----------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrontPanel01:fp01|IOP16:iop16"                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_periphrd ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrontPanel01:fp01"                                                                                 ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; i_fpleds[30..26]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_pbraw             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_pblatched[31..27] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_pblatched[25..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_pbtoggled[30..26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_8KB_DP:RAM_Test"                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; address_a ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_a    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_a    ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 81               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                                   ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                             ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 0              ; IORO        ; 16    ; 512   ; Read/Write ; FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ld54:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 84                          ;
; cycloneiii_ff         ; 313                         ;
;     CLR               ; 9                           ;
;     ENA               ; 190                         ;
;     ENA CLR           ; 13                          ;
;     ENA CLR SCLR      ; 1                           ;
;     ENA CLR SLD       ; 11                          ;
;     ENA SCLR          ; 28                          ;
;     SCLR              ; 4                           ;
;     SCLR SLD          ; 16                          ;
;     plain             ; 41                          ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 678                         ;
;     arith             ; 79                          ;
;         2 data inputs ; 65                          ;
;         3 data inputs ; 14                          ;
;     normal            ; 599                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 41                          ;
;         2 data inputs ; 100                         ;
;         3 data inputs ; 211                         ;
;         4 data inputs ; 246                         ;
; cycloneiii_ram_block  ; 36                          ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 4.49                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                        ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                       ; Details                                                                                                                                                        ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Debouncer:debounceReset|o_PinOut            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Debouncer:debounceReset|o_PinOut~_wirecell              ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|IOP16:iop16|w_PC_out[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|IOP16:iop16|w_PC_out[0]               ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|IOP16:iop16|w_PC_out[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|IOP16:iop16|w_PC_out[10]              ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|IOP16:iop16|w_PC_out[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|IOP16:iop16|w_PC_out[11]              ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|IOP16:iop16|w_PC_out[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|IOP16:iop16|w_PC_out[1]               ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|IOP16:iop16|w_PC_out[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|IOP16:iop16|w_PC_out[2]               ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|IOP16:iop16|w_PC_out[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|IOP16:iop16|w_PC_out[3]               ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|IOP16:iop16|w_PC_out[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|IOP16:iop16|w_PC_out[4]               ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|IOP16:iop16|w_PC_out[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|IOP16:iop16|w_PC_out[5]               ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|IOP16:iop16|w_PC_out[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|IOP16:iop16|w_PC_out[6]               ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|IOP16:iop16|w_PC_out[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|IOP16:iop16|w_PC_out[7]               ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|IOP16:iop16|w_PC_out[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|IOP16:iop16|w_PC_out[8]               ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|IOP16:iop16|w_PC_out[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|IOP16:iop16|w_PC_out[9]               ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|IOP16:iop16|w_RomData[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_RomData[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_RomData[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_RomData[12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_RomData[13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_RomData[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_RomData[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_RomData[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_RomData[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_RomData[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_RomData[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_RomData[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_RomData[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_RomData[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_RomData[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_RomData[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_incPC       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|IOP16:iop16|w_incPC~1                 ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|IOP16:iop16|w_ldPC        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|IOP16:iop16|w_ldPC~3                  ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|IOP16:iop16|w_lowCount[0] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_lowCount[1] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_lowCount[2] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_rtnAddr[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_rtnAddr[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_rtnAddr[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_rtnAddr[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_rtnAddr[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_rtnAddr[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_rtnAddr[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_rtnAddr[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_rtnAddr[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_rtnAddr[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_rtnAddr[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|IOP16:iop16|w_rtnAddr[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FrontPanel01:fp01|w_I2CWR                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_I2CWR                               ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_loadStrobe              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_loadStrobe                          ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[0]                           ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[10]                          ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[11]                          ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[12]                          ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[13]                          ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[14]                          ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[15]                          ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[16]                          ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[17]                          ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[18]                          ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[19]                          ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[1]                           ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[20]                          ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[21]                          ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[22]                          ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[23]                          ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[24]                          ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[25]                          ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[26]                          ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[27]                          ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[28]                          ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[29]                          ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[2]                           ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[30]                          ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[31]                          ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[3]                           ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[4]                           ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[5]                           ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[6]                           ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[7]                           ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[8]                           ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_rawPBs[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|w_rawPBs[9]                           ; N/A                                                                                                                                                            ;
; FrontPanel01:fp01|w_scanStrobe              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FrontPanel01:fp01|Debouncer32:debouncePB|i_slowClk~buf0 ; N/A                                                                                                                                                            ;
; i_CLOCK_50                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_CLOCK_50                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                     ; N/A                                                                                                                                                            ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Jun 22 19:53:22 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FrontPanel01 -c FrontPanel01
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/frontpanel01/debounce32.vhd
    Info (12022): Found design unit 1: Debouncer32-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 20
    Info (12023): Found entity 1: Debouncer32 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/frontpanel01/frontpanel01.vhd
    Info (12022): Found design unit 1: FrontPanel01-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 54
    Info (12023): Found entity 1: FrontPanel01 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/iop16/lifo.vhd
    Info (12022): Found design unit 1: lifo-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/lifo.vhd Line: 49
    Info (12023): Found entity 1: lifo File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/lifo.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/iop16/regfile8x8.vhd
    Info (12022): Found design unit 1: RegFile8x8-RegFile8x8_beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd Line: 23
    Info (12023): Found entity 1: RegFile8x8 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/iop16/iop16b.vhd
    Info (12022): Found design unit 1: IOP16-IOP16_beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd Line: 89
    Info (12023): Found entity 1: IOP16 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/debounce/debounce.vhd
    Info (12022): Found design unit 1: Debouncer-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd Line: 18
    Info (12023): Found entity 1: Debouncer File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/counter/n-bit-gray-counter.vhd
    Info (12022): Found design unit 1: GrayCounter-GrayCounter_beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd Line: 13
    Info (12023): Found entity 1: GrayCounter File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/i2c/i2c.vhd
    Info (12022): Found design unit 1: i2c-rtc_arch File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/I2C/i2c.vhd Line: 71
    Info (12023): Found entity 1: i2c File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/I2C/i2c.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file frontpanel01_test.vhd
    Info (12022): Found design unit 1: FrontPanel01_test-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/FrontPanel01_test.vhd Line: 49
    Info (12023): Found entity 1: FrontPanel01_test File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/FrontPanel01_test.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file iop_rom.vhd
    Info (12022): Found design unit 1: iop_rom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/IOP_ROM.vhd Line: 53
    Info (12023): Found entity 1: IOP_ROM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/IOP_ROM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ram_8kb_dp.vhd
    Info (12022): Found design unit 1: ram_8kb_dp-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/RAM_8KB_DP.vhd Line: 59
    Info (12023): Found entity 1: RAM_8KB_DP File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/RAM_8KB_DP.vhd Line: 43
Info (12127): Elaborating entity "FrontPanel01_test" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at FrontPanel01_test.vhd(55): object "w_PBsRaw" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/FrontPanel01_test.vhd Line: 55
Warning (10036): Verilog HDL or VHDL warning at FrontPanel01_test.vhd(64): object "w_RAMWE_a" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/FrontPanel01_test.vhd Line: 64
Warning (10036): Verilog HDL or VHDL warning at FrontPanel01_test.vhd(66): object "w_RAMDataOut_a" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/FrontPanel01_test.vhd Line: 66
Info (12128): Elaborating entity "Debouncer" for hierarchy "Debouncer:debounceReset" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/FrontPanel01_test.vhd Line: 85
Info (12128): Elaborating entity "RAM_8KB_DP" for hierarchy "RAM_8KB_DP:RAM_Test" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/FrontPanel01_test.vhd Line: 167
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_8KB_DP:RAM_Test|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/RAM_8KB_DP.vhd Line: 68
Info (12130): Elaborated megafunction instantiation "RAM_8KB_DP:RAM_Test|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/RAM_8KB_DP.vhd Line: 68
Info (12133): Instantiated megafunction "RAM_8KB_DP:RAM_Test|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/RAM_8KB_DP.vhd Line: 68
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_70r3.tdf
    Info (12023): Found entity 1: altsyncram_70r3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_70r3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_70r3" for hierarchy "RAM_8KB_DP:RAM_Test|altsyncram:altsyncram_component|altsyncram_70r3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "FrontPanel01" for hierarchy "FrontPanel01:fp01" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/FrontPanel01_test.vhd Line: 187
Warning (10036): Verilog HDL or VHDL warning at FrontPanel01.vhd(62): object "w_periphRd" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 62
Info (10041): Inferred latch for "w_latchedPBs[0]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[1]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[2]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[3]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[4]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[5]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[6]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[7]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[8]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[9]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[10]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[11]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[12]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[13]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[14]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[15]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[16]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[17]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[18]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[19]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[20]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[21]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[22]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[23]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[24]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[25]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[26]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[27]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[28]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[29]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[30]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (10041): Inferred latch for "w_latchedPBs[31]" at FrontPanel01.vhd(147) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 147
Info (12128): Elaborating entity "IOP16" for hierarchy "FrontPanel01:fp01|IOP16:iop16" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 111
Warning (10036): Verilog HDL or VHDL warning at IOP16B.vhd(116): object "w_OP_NOP" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd Line: 116
Info (10041): Inferred latch for "w_zBit" at IOP16B.vhd(315) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd Line: 315
Info (12128): Elaborating entity "GrayCounter" for hierarchy "FrontPanel01:fp01|IOP16:iop16|GrayCounter:greyLow" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd Line: 156
Info (12128): Elaborating entity "lifo" for hierarchy "FrontPanel01:fp01|IOP16:iop16|lifo:\GEN_STACK_DEEPER:lifo" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd Line: 189
Info (12128): Elaborating entity "IOP_ROM" for hierarchy "FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd Line: 221
Info (12128): Elaborating entity "altsyncram" for hierarchy "FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/IOP_ROM.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/IOP_ROM.vhd Line: 60
Info (12133): Instantiated megafunction "FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/IOP_ROM.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=IORO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[0]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf Line: 57
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[1]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf Line: 60
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[2]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf Line: 63
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[3]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf Line: 66
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[4]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf Line: 69
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[5]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf Line: 72
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[6]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf Line: 75
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[7]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf Line: 78
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[8]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf Line: 81
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[9]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf Line: 84
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[10]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf Line: 87
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[11]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf Line: 90
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[12]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf Line: 93
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[13]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf Line: 96
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[14]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf Line: 99
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|altsyncram inst altsyncram1|stratix_ram_block inst ram_block3a[15]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf Line: 102
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ld54.tdf
    Info (12023): Found entity 1: altsyncram_ld54 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ld54" for hierarchy "FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ld54:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cs53.tdf
    Info (12023): Found entity 1: altsyncram_cs53 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_cs53.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cs53" for hierarchy "FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ld54:auto_generated|altsyncram_cs53:altsyncram1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf Line: 35
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (243) in the Memory Initialization File "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/IOP_ROM.vhd Line: 60
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ld54:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ld54:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf Line: 36
Info (12133): Instantiated megafunction "FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ld54:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1229935183"
    Info (12134): Parameter "NUMWORDS" = "512"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "9"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ld54:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ld54:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "FrontPanel01:fp01|IOP16:iop16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ld54:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "RegFile8x8" for hierarchy "FrontPanel01:fp01|IOP16:iop16|RegFile8x8:RegFile" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd Line: 336
Info (12128): Elaborating entity "i2c" for hierarchy "FrontPanel01:fp01|i2c:i2cIF" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 128
Info (12128): Elaborating entity "Debouncer32" for hierarchy "FrontPanel01:fp01|Debouncer32:debouncePB" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 172
Info (10041): Inferred latch for "o_PinsOut[0]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[1]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[2]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[3]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[4]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[5]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[6]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[7]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[8]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[9]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[10]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[11]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[12]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[13]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[14]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[15]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[16]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[17]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[18]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[19]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[20]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[21]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[22]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[23]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[24]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[25]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[26]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[27]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[28]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[29]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[30]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (10041): Inferred latch for "o_PinsOut[31]" at Debounce32.vhd(79) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9524.tdf
    Info (12023): Found entity 1: altsyncram_9524 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_9524.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf
    Info (12023): Found entity 1: cntr_8hi File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/cntr_8hi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/cmpr_tgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.06.22.19:53:45 Progress: Loading sldd3ad11c3/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd3ad11c3/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/ip/sldd3ad11c3/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer FrontPanel01:fp01|IOP16:iop16|o_periphAdr[0] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd Line: 84
    Warning (19017): Found clock multiplexer FrontPanel01:fp01|IOP16:iop16|o_periphAdr[1] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd Line: 84
    Warning (19017): Found clock multiplexer FrontPanel01:fp01|IOP16:iop16|o_periphAdr[2] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd Line: 84
    Warning (19017): Found clock multiplexer FrontPanel01:fp01|IOP16:iop16|o_periphAdr[3] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd Line: 84
    Warning (19017): Found clock multiplexer FrontPanel01:fp01|IOP16:iop16|o_periphAdr[4] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd Line: 84
    Warning (19017): Found clock multiplexer FrontPanel01:fp01|IOP16:iop16|o_periphAdr[5] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd Line: 84
    Warning (19017): Found clock multiplexer FrontPanel01:fp01|IOP16:iop16|o_periphAdr[6] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd Line: 84
    Warning (19017): Found clock multiplexer FrontPanel01:fp01|IOP16:iop16|o_periphAdr[7] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd Line: 84
Warning (276027): Inferred dual-clock RAM node "FrontPanel01:fp01|IOP16:iop16|lifo:\GEN_STACK_DEEPER:lifo|r_mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FrontPanel01:fp01|IOP16:iop16|lifo:\GEN_STACK_DEEPER:lifo|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "FrontPanel01:fp01|IOP16:iop16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "FrontPanel01:fp01|IOP16:iop16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2pd1.tdf
    Info (12023): Found entity 1: altsyncram_2pd1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_2pd1.tdf Line: 28
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[0]_261 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[25]_461 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[8]_325 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[24]_453 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[16]_389 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[7]_317 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[15]_381 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[23]_445 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[31]_509 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[14]_373 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[6]_309 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[22]_437 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[13]_365 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[5]_301 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[21]_429 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[12]_357 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[4]_293 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[20]_421 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[11]_349 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[3]_285 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[19]_413 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[10]_341 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[2]_277 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[18]_405 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1]_269 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[9]_333 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[17]_397 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01|Debouncer32:debouncePB|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Info (13000): Registers with preset signals will power-up high File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/I2C/i2c.vhd Line: 83
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[24]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[16]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[8]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[25]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[17]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[9]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[23]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[15]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[31]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[14]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[22]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[13]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[21]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[12]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[20]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[11]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[19]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[10]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
    Info (17048): Logic cell "FrontPanel01:fp01|Debouncer32:debouncePB|o_PinsOut[18]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 79
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 83 of its 114 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 31 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2012 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 2 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1883 logic cells
    Info (21064): Implemented 117 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings
    Info: Peak virtual memory: 4870 megabytes
    Info: Processing ended: Tue Jun 22 19:53:59 2021
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:01:13


