// Seed: 3823186432
module module_0 (
    output uwire id_0,
    input  tri1  id_1
);
  generate
    assign id_0 = 1;
  endgenerate
  assign module_1.id_5 = 0;
  logic id_3;
  ;
endmodule
module module_1 #(
    parameter id_6 = 32'd52
) (
    input supply1 id_0,
    output uwire id_1,
    output tri id_2,
    input wand id_3,
    input supply0 id_4,
    input wor id_5,
    input tri _id_6,
    input wire id_7,
    input wor id_8,
    input wor id_9
    , id_11
);
  wire [-1 'd0 : id_6] id_12;
  module_0 modCall_1 (
      id_2,
      id_7
  );
endmodule
