{"vcs1":{"timestamp_begin":1745160568.026125629, "rt":7.64, "ut":7.70, "st":0.46}}
{"vcselab":{"timestamp_begin":1745160575.745825967, "rt":0.29, "ut":0.19, "st":0.09}}
{"link":{"timestamp_begin":1745160576.095986610, "rt":0.34, "ut":0.16, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745160567.414740197}
{"VCS_COMP_START_TIME": 1745160567.414740197}
{"VCS_COMP_END_TIME": 1745160576.587020713}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -o simv"}
{"vcs1": {"peak_mem": 475828}}
{"vcselab": {"peak_mem": 166728}}
