Classic Timing Analyzer report for Select1
Fri Mar 15 21:16:55 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                 ;
+------------------------------+-------+---------------+-------------+--------------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From         ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------------+--------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.009 ns    ; D[1]         ; BCD[1]$latch ; --         ; O1[1]    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.187 ns    ; BCD[3]$latch ; BCD[3]       ; O1[2]      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.817 ns   ; D[10]        ; BCD[2]$latch ; --         ; O1[2]    ; 0            ;
; Total number of failed paths ;       ;               ;             ;              ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------------+--------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; O1[2]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; O1[1]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+-------+--------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To           ; To Clock ;
+-------+--------------+------------+-------+--------------+----------+
; N/A   ; None         ; 3.009 ns   ; D[1]  ; BCD[1]$latch ; O1[1]    ;
; N/A   ; None         ; 2.911 ns   ; D[9]  ; BCD[1]$latch ; O1[1]    ;
; N/A   ; None         ; 2.674 ns   ; D[1]  ; BCD[1]$latch ; O1[2]    ;
; N/A   ; None         ; 2.576 ns   ; D[9]  ; BCD[1]$latch ; O1[2]    ;
; N/A   ; None         ; 2.525 ns   ; D[8]  ; BCD[0]$latch ; O1[1]    ;
; N/A   ; None         ; 2.190 ns   ; D[8]  ; BCD[0]$latch ; O1[2]    ;
; N/A   ; None         ; 2.127 ns   ; D[2]  ; BCD[2]$latch ; O1[1]    ;
; N/A   ; None         ; 2.080 ns   ; D[3]  ; BCD[3]$latch ; O1[1]    ;
; N/A   ; None         ; 2.044 ns   ; O1[1] ; BCD[0]$latch ; O1[1]    ;
; N/A   ; None         ; 1.995 ns   ; D[11] ; BCD[3]$latch ; O1[1]    ;
; N/A   ; None         ; 1.945 ns   ; O1[1] ; BCD[3]$latch ; O1[1]    ;
; N/A   ; None         ; 1.893 ns   ; D[0]  ; BCD[0]$latch ; O1[1]    ;
; N/A   ; None         ; 1.875 ns   ; O1[1] ; BCD[1]$latch ; O1[1]    ;
; N/A   ; None         ; 1.792 ns   ; D[2]  ; BCD[2]$latch ; O1[2]    ;
; N/A   ; None         ; 1.745 ns   ; O1[1] ; BCD[2]$latch ; O1[1]    ;
; N/A   ; None         ; 1.745 ns   ; D[3]  ; BCD[3]$latch ; O1[2]    ;
; N/A   ; None         ; 1.709 ns   ; O1[1] ; BCD[0]$latch ; O1[2]    ;
; N/A   ; None         ; 1.660 ns   ; D[11] ; BCD[3]$latch ; O1[2]    ;
; N/A   ; None         ; 1.644 ns   ; D[10] ; BCD[2]$latch ; O1[1]    ;
; N/A   ; None         ; 1.610 ns   ; O1[1] ; BCD[3]$latch ; O1[2]    ;
; N/A   ; None         ; 1.558 ns   ; D[0]  ; BCD[0]$latch ; O1[2]    ;
; N/A   ; None         ; 1.540 ns   ; O1[1] ; BCD[1]$latch ; O1[2]    ;
; N/A   ; None         ; 1.410 ns   ; O1[1] ; BCD[2]$latch ; O1[2]    ;
; N/A   ; None         ; 1.309 ns   ; D[10] ; BCD[2]$latch ; O1[2]    ;
+-------+--------------+------------+-------+--------------+----------+


+------------------------------------------------------------------------+
; tco                                                                    ;
+-------+--------------+------------+--------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To     ; From Clock ;
+-------+--------------+------------+--------------+--------+------------+
; N/A   ; None         ; 9.187 ns   ; BCD[3]$latch ; BCD[3] ; O1[2]      ;
; N/A   ; None         ; 9.015 ns   ; BCD[0]$latch ; BCD[0] ; O1[2]      ;
; N/A   ; None         ; 8.852 ns   ; BCD[3]$latch ; BCD[3] ; O1[1]      ;
; N/A   ; None         ; 8.711 ns   ; BCD[2]$latch ; BCD[2] ; O1[2]      ;
; N/A   ; None         ; 8.680 ns   ; BCD[0]$latch ; BCD[0] ; O1[1]      ;
; N/A   ; None         ; 8.553 ns   ; BCD[1]$latch ; BCD[1] ; O1[2]      ;
; N/A   ; None         ; 8.376 ns   ; BCD[2]$latch ; BCD[2] ; O1[1]      ;
; N/A   ; None         ; 8.218 ns   ; BCD[1]$latch ; BCD[1] ; O1[1]      ;
+-------+--------------+------------+--------------+--------+------------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+-------+--------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To           ; To Clock ;
+---------------+-------------+-----------+-------+--------------+----------+
; N/A           ; None        ; -0.817 ns ; D[10] ; BCD[2]$latch ; O1[2]    ;
; N/A           ; None        ; -0.918 ns ; O1[1] ; BCD[2]$latch ; O1[2]    ;
; N/A           ; None        ; -1.029 ns ; D[0]  ; BCD[0]$latch ; O1[2]    ;
; N/A           ; None        ; -1.049 ns ; O1[1] ; BCD[1]$latch ; O1[2]    ;
; N/A           ; None        ; -1.152 ns ; D[10] ; BCD[2]$latch ; O1[1]    ;
; N/A           ; None        ; -1.180 ns ; O1[1] ; BCD[0]$latch ; O1[2]    ;
; N/A           ; None        ; -1.189 ns ; O1[1] ; BCD[3]$latch ; O1[2]    ;
; N/A           ; None        ; -1.239 ns ; D[11] ; BCD[3]$latch ; O1[2]    ;
; N/A           ; None        ; -1.253 ns ; O1[1] ; BCD[2]$latch ; O1[1]    ;
; N/A           ; None        ; -1.300 ns ; D[2]  ; BCD[2]$latch ; O1[2]    ;
; N/A           ; None        ; -1.324 ns ; D[3]  ; BCD[3]$latch ; O1[2]    ;
; N/A           ; None        ; -1.364 ns ; D[0]  ; BCD[0]$latch ; O1[1]    ;
; N/A           ; None        ; -1.384 ns ; O1[1] ; BCD[1]$latch ; O1[1]    ;
; N/A           ; None        ; -1.515 ns ; O1[1] ; BCD[0]$latch ; O1[1]    ;
; N/A           ; None        ; -1.524 ns ; O1[1] ; BCD[3]$latch ; O1[1]    ;
; N/A           ; None        ; -1.574 ns ; D[11] ; BCD[3]$latch ; O1[1]    ;
; N/A           ; None        ; -1.635 ns ; D[2]  ; BCD[2]$latch ; O1[1]    ;
; N/A           ; None        ; -1.659 ns ; D[3]  ; BCD[3]$latch ; O1[1]    ;
; N/A           ; None        ; -1.661 ns ; D[8]  ; BCD[0]$latch ; O1[2]    ;
; N/A           ; None        ; -1.996 ns ; D[8]  ; BCD[0]$latch ; O1[1]    ;
; N/A           ; None        ; -2.085 ns ; D[9]  ; BCD[1]$latch ; O1[2]    ;
; N/A           ; None        ; -2.183 ns ; D[1]  ; BCD[1]$latch ; O1[2]    ;
; N/A           ; None        ; -2.420 ns ; D[9]  ; BCD[1]$latch ; O1[1]    ;
; N/A           ; None        ; -2.518 ns ; D[1]  ; BCD[1]$latch ; O1[1]    ;
+---------------+-------------+-----------+-------+--------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Mar 15 21:16:54 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Select1 -c Select1 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "BCD[0]$latch" is a latch
    Warning: Node "BCD[1]$latch" is a latch
    Warning: Node "BCD[2]$latch" is a latch
    Warning: Node "BCD[3]$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "O1[2]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "O1[1]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "BCD[3]~9" as buffer
Info: tsu for register "BCD[1]$latch" (data pin = "D[1]", clock pin = "O1[1]") is 3.009 ns
    Info: + Longest pin to register delay is 6.579 ns
        Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G12; Fanout = 1; PIN Node = 'D[1]'
        Info: 2: + IC(4.813 ns) + CELL(0.366 ns) = 5.986 ns; Loc. = LCCOMB_X14_Y1_N18; Fanout = 1; COMB Node = 'BCD[1]~11'
        Info: 3: + IC(0.247 ns) + CELL(0.346 ns) = 6.579 ns; Loc. = LCCOMB_X14_Y1_N24; Fanout = 1; REG Node = 'BCD[1]$latch'
        Info: Total cell delay = 1.519 ns ( 23.09 % )
        Info: Total interconnect delay = 5.060 ns ( 76.91 % )
    Info: + Micro setup delay of destination is 0.491 ns
    Info: - Shortest clock path from clock "O1[1]" to destination register is 4.061 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_AA15; Fanout = 5; CLK Node = 'O1[1]'
        Info: 2: + IC(0.812 ns) + CELL(0.225 ns) = 1.884 ns; Loc. = LCCOMB_X14_Y1_N20; Fanout = 1; COMB Node = 'BCD[3]~9'
        Info: 3: + IC(1.232 ns) + CELL(0.000 ns) = 3.116 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'BCD[3]~9clkctrl'
        Info: 4: + IC(0.892 ns) + CELL(0.053 ns) = 4.061 ns; Loc. = LCCOMB_X14_Y1_N24; Fanout = 1; REG Node = 'BCD[1]$latch'
        Info: Total cell delay = 1.125 ns ( 27.70 % )
        Info: Total interconnect delay = 2.936 ns ( 72.30 % )
Info: tco from clock "O1[2]" to destination pin "BCD[3]" through register "BCD[3]$latch" is 9.187 ns
    Info: + Longest clock path from clock "O1[2]" to source register is 4.397 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R18; Fanout = 1; CLK Node = 'O1[2]'
        Info: 2: + IC(1.356 ns) + CELL(0.053 ns) = 2.219 ns; Loc. = LCCOMB_X14_Y1_N20; Fanout = 1; COMB Node = 'BCD[3]~9'
        Info: 3: + IC(1.232 ns) + CELL(0.000 ns) = 3.451 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'BCD[3]~9clkctrl'
        Info: 4: + IC(0.893 ns) + CELL(0.053 ns) = 4.397 ns; Loc. = LCCOMB_X14_Y1_N8; Fanout = 1; REG Node = 'BCD[3]$latch'
        Info: Total cell delay = 0.916 ns ( 20.83 % )
        Info: Total interconnect delay = 3.481 ns ( 79.17 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.790 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y1_N8; Fanout = 1; REG Node = 'BCD[3]$latch'
        Info: 2: + IC(2.848 ns) + CELL(1.942 ns) = 4.790 ns; Loc. = PIN_H16; Fanout = 0; PIN Node = 'BCD[3]'
        Info: Total cell delay = 1.942 ns ( 40.54 % )
        Info: Total interconnect delay = 2.848 ns ( 59.46 % )
Info: th for register "BCD[2]$latch" (data pin = "D[10]", clock pin = "O1[2]") is -0.817 ns
    Info: + Longest clock path from clock "O1[2]" to destination register is 4.399 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R18; Fanout = 1; CLK Node = 'O1[2]'
        Info: 2: + IC(1.356 ns) + CELL(0.053 ns) = 2.219 ns; Loc. = LCCOMB_X14_Y1_N20; Fanout = 1; COMB Node = 'BCD[3]~9'
        Info: 3: + IC(1.232 ns) + CELL(0.000 ns) = 3.451 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'BCD[3]~9clkctrl'
        Info: 4: + IC(0.895 ns) + CELL(0.053 ns) = 4.399 ns; Loc. = LCCOMB_X14_Y1_N12; Fanout = 1; REG Node = 'BCD[2]$latch'
        Info: Total cell delay = 0.916 ns ( 20.82 % )
        Info: Total interconnect delay = 3.483 ns ( 79.18 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.216 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 1; PIN Node = 'D[10]'
        Info: 2: + IC(3.888 ns) + CELL(0.053 ns) = 4.750 ns; Loc. = LCCOMB_X14_Y1_N26; Fanout = 1; COMB Node = 'BCD[2]~12'
        Info: 3: + IC(0.238 ns) + CELL(0.228 ns) = 5.216 ns; Loc. = LCCOMB_X14_Y1_N12; Fanout = 1; REG Node = 'BCD[2]$latch'
        Info: Total cell delay = 1.090 ns ( 20.90 % )
        Info: Total interconnect delay = 4.126 ns ( 79.10 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 199 megabytes
    Info: Processing ended: Fri Mar 15 21:16:55 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


