{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1761187339840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761187339840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 22 23:42:19 2025 " "Processing started: Wed Oct 22 23:42:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761187339840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1761187339840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sumador_Completo -c Sumador_Completo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sumador_Completo -c Sumador_Completo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1761187339840 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1761187340013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador_Completo-comportamiento " "Found design unit 1: Sumador_Completo-comportamiento" {  } { { "Sumador_Completo.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba 1/Parte A/Sumador_Completo.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761187340337 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador_Completo " "Found entity 1: Sumador_Completo" {  } { { "Sumador_Completo.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba 1/Parte A/Sumador_Completo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761187340337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761187340337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbsumador_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tbsumador_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_Sumador_Completo-comportamiento " "Found design unit 1: TB_Sumador_Completo-comportamiento" {  } { { "TBSumador_completo.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba 1/Parte A/TBSumador_completo.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761187340339 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_Sumador_Completo " "Found entity 1: TB_Sumador_Completo" {  } { { "TBSumador_completo.vhd" "" { Text "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba 1/Parte A/TBSumador_completo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761187340339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761187340339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba 1/Parte A/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761187340344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761187340344 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1761187340362 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "A " "Illegal name \"A\" -- pin name already exists" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba 1/Parte A/Block1.bdf" { { 176 136 304 192 "A" "" } { 96 136 304 112 "A" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Quartus II" 0 -1 1761187340378 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "Cin " "Illegal name \"Cin\" -- pin name already exists" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba 1/Parte A/Block1.bdf" { { 256 136 304 272 "Cin" "" } { 192 136 304 208 "Cin" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Quartus II" 0 -1 1761187340378 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "B " "Illegal name \"B\" -- pin name already exists" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba 1/Parte A/Block1.bdf" { { 272 136 304 288 "B" "" } { 112 136 304 128 "B" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Quartus II" 0 -1 1761187340378 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "A " "Illegal name \"A\" -- pin name already exists" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba 1/Parte A/Block1.bdf" { { -56 208 376 -40 "A" "" } { 96 136 304 112 "A" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Quartus II" 0 -1 1761187340378 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "B " "Illegal name \"B\" -- pin name already exists" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba 1/Parte A/Block1.bdf" { { 32 136 304 48 "B" "" } { 112 136 304 128 "B" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Quartus II" 0 -1 1761187340378 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "Cin " "Illegal name \"Cin\" -- pin name already exists" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba 1/Parte A/Block1.bdf" { { 48 136 304 64 "Cin" "" } { 192 136 304 208 "Cin" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Quartus II" 0 -1 1761187340378 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1761187340378 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761187340472 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 22 23:42:20 2025 " "Processing ended: Wed Oct 22 23:42:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761187340472 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761187340472 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761187340472 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1761187340472 ""}
