This folder includes the system verilog design and test bench files of Data Flip Flop, Full Adder, OR Gate and Half Adder that are used to implement Weighted Random Pattern Generator.
