Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May  1 13:45:38 2024
| Host         : LAPTOP-SC6EAKJG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_colorbar_top_timing_summary_routed.rpt -rpx hdmi_colorbar_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_colorbar_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.675       -5.559                     46                13488        0.090        0.000                      0                13488       -0.259       -1.360                       9                  2706  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 3.333}        6.667           150.000         
  clk_out2_clk_wiz_0  {0.000 0.667}        1.333           750.000         
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -0.675       -5.559                     46                13446        0.090        0.000                      0                13446        2.203        0.000                       0                  2692  
  clk_out2_clk_wiz_0                                                                                                                                                   -0.259       -1.360                       9                    10  
  clkfbout_clk_wiz_0                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        4.012        0.000                      0                   42        0.359        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           46  Failing Endpoints,  Worst Slack       -0.675ns,  Total Violation       -5.559ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.675ns  (required time - arrival time)
  Source:                 u_video_display/rom_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/per_img_href_next_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.217ns  (logic 3.977ns (55.110%)  route 3.240ns (44.890%))
  Logic Levels:           15  (CARRY4=8 LUT2=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.052ns = ( 5.615 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.450    -0.576    u_video_display/clk_out1
    SLICE_X85Y57         FDCE                                         r  u_video_display/rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y57         FDCE (Prop_fdce_C_Q)         0.379    -0.197 r  u_video_display/rom_addr_reg[1]/Q
                         net (fo=95, routed)          0.564     0.367    u_video_display/rom_addr_reg[1]
    SLICE_X85Y58         LUT2 (Prop_lut2_I0_O)        0.105     0.472 r  u_video_display/per_img_href1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.472    u_video_display/per_img_href1_carry__0_i_4_n_0
    SLICE_X85Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.912 r  u_video_display/per_img_href1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.912    u_video_display/per_img_href1_carry__0_n_0
    SLICE_X85Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.010 r  u_video_display/per_img_href1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.010    u_video_display/per_img_href1_carry__1_n_0
    SLICE_X85Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.275 r  u_video_display/per_img_href1_carry__2/O[1]
                         net (fo=3, routed)           0.256     1.531    u_video_display/per_img_href1_carry__2_n_6
    SLICE_X83Y61         LUT3 (Prop_lut3_I1_O)        0.250     1.781 r  u_video_display/per_img_href1__50_carry__1_i_3/O
                         net (fo=1, routed)           0.255     2.036    u_video_display/per_img_href1__50_carry__1_i_3_n_0
    SLICE_X84Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     2.454 r  u_video_display/per_img_href1__50_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.454    u_video_display/per_img_href1__50_carry__1_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.714 r  u_video_display/per_img_href1__50_carry__2/O[3]
                         net (fo=3, routed)           0.480     3.195    u_video_display/per_img_href1__50_carry__2_n_4
    SLICE_X82Y62         LUT2 (Prop_lut2_I0_O)        0.257     3.452 r  u_video_display/per_img_href1__90_carry_i_4/O
                         net (fo=1, routed)           0.000     3.452    u_video_display/per_img_href1__90_carry_i_4_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.210     3.662 r  u_video_display/per_img_href1__90_carry/O[0]
                         net (fo=1, routed)           0.409     4.071    u_video_display/per_img_href1__90_carry_n_7
    SLICE_X80Y61         LUT2 (Prop_lut2_I1_O)        0.238     4.309 r  u_video_display/per_img_href1__96_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.309    u_video_display/per_img_href1__96_carry__0_i_1_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.641 r  u_video_display/per_img_href1__96_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.641    u_video_display/per_img_href1__96_carry__0_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.906 f  u_video_display/per_img_href1__96_carry__1/O[1]
                         net (fo=3, routed)           0.448     5.354    u_video_display/per_img_href1__96_carry__1_n_6
    SLICE_X85Y63         LUT6 (Prop_lut6_I1_O)        0.250     5.604 f  u_video_display/per_img_href_next_i_5/O
                         net (fo=2, routed)           0.503     6.107    u_video_display/per_img_href_next_i_5_n_0
    SLICE_X86Y62         LUT6 (Prop_lut6_I1_O)        0.105     6.212 r  u_video_display/per_img_href_next_i_2/O
                         net (fo=2, routed)           0.324     6.536    u_video_display/per_img_href_next1_out
    SLICE_X89Y62         LUT5 (Prop_lut5_I0_O)        0.105     6.641 r  u_video_display/per_img_href_next_i_1/O
                         net (fo=1, routed)           0.000     6.641    u_video_display/per_img_href_next_i_1_n_0
    SLICE_X89Y62         FDCE                                         r  u_video_display/per_img_href_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.291     5.615    u_video_display/clk_out1
    SLICE_X89Y62         FDCE                                         r  u_video_display/per_img_href_next_reg/C
                         clock pessimism              0.413     6.028    
                         clock uncertainty           -0.095     5.933    
    SLICE_X89Y62         FDCE (Setup_fdce_C_D)        0.033     5.966    u_video_display/per_img_href_next_reg
  -------------------------------------------------------------------
                         required time                          5.966    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                 -0.675    

Slack (VIOLATED) :        -0.440ns  (required time - arrival time)
  Source:                 u_video_display/rom_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/per_img_href_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.025ns  (logic 3.977ns (56.616%)  route 3.048ns (43.384%))
  Logic Levels:           15  (CARRY4=8 LUT2=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.052ns = ( 5.615 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.450    -0.576    u_video_display/clk_out1
    SLICE_X85Y57         FDCE                                         r  u_video_display/rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y57         FDCE (Prop_fdce_C_Q)         0.379    -0.197 r  u_video_display/rom_addr_reg[1]/Q
                         net (fo=95, routed)          0.564     0.367    u_video_display/rom_addr_reg[1]
    SLICE_X85Y58         LUT2 (Prop_lut2_I0_O)        0.105     0.472 r  u_video_display/per_img_href1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.472    u_video_display/per_img_href1_carry__0_i_4_n_0
    SLICE_X85Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.912 r  u_video_display/per_img_href1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.912    u_video_display/per_img_href1_carry__0_n_0
    SLICE_X85Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.010 r  u_video_display/per_img_href1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.010    u_video_display/per_img_href1_carry__1_n_0
    SLICE_X85Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.275 r  u_video_display/per_img_href1_carry__2/O[1]
                         net (fo=3, routed)           0.256     1.531    u_video_display/per_img_href1_carry__2_n_6
    SLICE_X83Y61         LUT3 (Prop_lut3_I1_O)        0.250     1.781 r  u_video_display/per_img_href1__50_carry__1_i_3/O
                         net (fo=1, routed)           0.255     2.036    u_video_display/per_img_href1__50_carry__1_i_3_n_0
    SLICE_X84Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     2.454 r  u_video_display/per_img_href1__50_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.454    u_video_display/per_img_href1__50_carry__1_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.714 r  u_video_display/per_img_href1__50_carry__2/O[3]
                         net (fo=3, routed)           0.480     3.195    u_video_display/per_img_href1__50_carry__2_n_4
    SLICE_X82Y62         LUT2 (Prop_lut2_I0_O)        0.257     3.452 r  u_video_display/per_img_href1__90_carry_i_4/O
                         net (fo=1, routed)           0.000     3.452    u_video_display/per_img_href1__90_carry_i_4_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.210     3.662 r  u_video_display/per_img_href1__90_carry/O[0]
                         net (fo=1, routed)           0.409     4.071    u_video_display/per_img_href1__90_carry_n_7
    SLICE_X80Y61         LUT2 (Prop_lut2_I1_O)        0.238     4.309 r  u_video_display/per_img_href1__96_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.309    u_video_display/per_img_href1__96_carry__0_i_1_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     4.641 r  u_video_display/per_img_href1__96_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.641    u_video_display/per_img_href1__96_carry__0_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.906 f  u_video_display/per_img_href1__96_carry__1/O[1]
                         net (fo=3, routed)           0.448     5.354    u_video_display/per_img_href1__96_carry__1_n_6
    SLICE_X85Y63         LUT6 (Prop_lut6_I1_O)        0.250     5.604 f  u_video_display/per_img_href_next_i_5/O
                         net (fo=2, routed)           0.503     6.107    u_video_display/per_img_href_next_i_5_n_0
    SLICE_X86Y62         LUT6 (Prop_lut6_I1_O)        0.105     6.212 r  u_video_display/per_img_href_next_i_2/O
                         net (fo=2, routed)           0.132     6.344    u_video_display/per_img_href_next1_out
    SLICE_X86Y62         LUT5 (Prop_lut5_I3_O)        0.105     6.449 r  u_video_display/per_img_href_i_1/O
                         net (fo=1, routed)           0.000     6.449    u_video_display/per_img_href_i_1_n_0
    SLICE_X86Y62         FDCE                                         r  u_video_display/per_img_href_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.291     5.615    u_video_display/clk_out1
    SLICE_X86Y62         FDCE                                         r  u_video_display/per_img_href_reg/C
                         clock pessimism              0.413     6.028    
                         clock uncertainty           -0.095     5.933    
    SLICE_X86Y62         FDCE (Setup_fdce_C_D)        0.076     6.009    u_video_display/per_img_href_reg
  -------------------------------------------------------------------
                         required time                          6.009    
                         arrival time                          -6.449    
  -------------------------------------------------------------------
                         slack                                 -0.440    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 u_video_display/rom_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 0.379ns (5.941%)  route 6.000ns (94.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.977ns = ( 5.690 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.449    -0.577    u_video_display/clk_out1
    SLICE_X85Y58         FDCE                                         r  u_video_display/rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDCE (Prop_fdce_C_Q)         0.379    -0.198 r  u_video_display/rom_addr_reg[2]/Q
                         net (fo=94, routed)          6.000     5.803    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y9          RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.366     5.690    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.318     6.008    
                         clock uncertainty           -0.095     5.912    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.490     5.422    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          5.422    
                         arrival time                          -5.803    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.370ns  (required time - arrival time)
  Source:                 u_video_display/rom_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 0.379ns (6.034%)  route 5.902ns (93.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.065ns = ( 5.602 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.449    -0.577    u_video_display/clk_out1
    SLICE_X85Y58         FDCE                                         r  u_video_display/rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDCE (Prop_fdce_C_Q)         0.379    -0.198 r  u_video_display/rom_addr_reg[2]/Q
                         net (fo=94, routed)          5.902     5.704    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y4          RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.278     5.602    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.318     5.920    
                         clock uncertainty           -0.095     5.824    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.490     5.334    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.334    
                         arrival time                          -5.704    
  -------------------------------------------------------------------
                         slack                                 -0.370    

Slack (VIOLATED) :        -0.321ns  (required time - arrival time)
  Source:                 u_video_display/rom_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 0.379ns (6.004%)  route 5.934ns (93.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 5.683 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.449    -0.577    u_video_display/clk_out1
    SLICE_X85Y58         FDCE                                         r  u_video_display/rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDCE (Prop_fdce_C_Q)         0.379    -0.198 r  u_video_display/rom_addr_reg[2]/Q
                         net (fo=94, routed)          5.934     5.736    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y7          RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.359     5.683    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.318     6.001    
                         clock uncertainty           -0.095     5.905    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.490     5.415    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                 -0.321    

Slack (VIOLATED) :        -0.240ns  (required time - arrival time)
  Source:                 u_video_display/rom_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 0.379ns (6.152%)  route 5.782ns (93.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.055ns = ( 5.612 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.449    -0.577    u_video_display/clk_out1
    SLICE_X85Y58         FDCE                                         r  u_video_display/rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDCE (Prop_fdce_C_Q)         0.379    -0.198 r  u_video_display/rom_addr_reg[2]/Q
                         net (fo=94, routed)          5.782     5.584    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y2          RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.288     5.612    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.318     5.930    
                         clock uncertainty           -0.095     5.834    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.490     5.344    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          5.344    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                 -0.240    

Slack (VIOLATED) :        -0.240ns  (required time - arrival time)
  Source:                 u_video_display/rom_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 0.379ns (6.093%)  route 5.842ns (93.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 5.674 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.451    -0.575    u_video_display/clk_out1
    SLICE_X87Y56         FDCE                                         r  u_video_display/rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y56         FDCE (Prop_fdce_C_Q)         0.379    -0.196 r  u_video_display/rom_addr_reg[0]/Q
                         net (fo=93, routed)          5.842     5.646    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y5          RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.350     5.674    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.318     5.992    
                         clock uncertainty           -0.095     5.896    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.490     5.406    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.406    
                         arrival time                          -5.646    
  -------------------------------------------------------------------
                         slack                                 -0.240    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 u_video_display/rom_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 0.379ns (6.158%)  route 5.776ns (93.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 5.613 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.449    -0.577    u_video_display/clk_out1
    SLICE_X85Y58         FDCE                                         r  u_video_display/rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDCE (Prop_fdce_C_Q)         0.379    -0.198 r  u_video_display/rom_addr_reg[2]/Q
                         net (fo=94, routed)          5.776     5.578    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y7          RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.289     5.613    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.318     5.931    
                         clock uncertainty           -0.095     5.835    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.490     5.345    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.345    
                         arrival time                          -5.578    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 u_video_display/rom_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 0.379ns (6.175%)  route 5.759ns (93.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.057ns = ( 5.610 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.451    -0.575    u_video_display/clk_out1
    SLICE_X87Y56         FDCE                                         r  u_video_display/rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y56         FDCE (Prop_fdce_C_Q)         0.379    -0.196 r  u_video_display/rom_addr_reg[0]/Q
                         net (fo=93, routed)          5.759     5.563    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y6          RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.286     5.610    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.318     5.928    
                         clock uncertainty           -0.095     5.832    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490     5.342    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.342    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.170ns  (required time - arrival time)
  Source:                 u_video_display/rom_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 0.379ns (6.157%)  route 5.777ns (93.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 5.678 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.450    -0.576    u_video_display/clk_out1
    SLICE_X84Y56         FDCE                                         r  u_video_display/rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y56         FDCE (Prop_fdce_C_Q)         0.379    -0.197 r  u_video_display/rom_addr_reg[3]/Q
                         net (fo=96, routed)          5.777     5.580    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y3          RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.354     5.678    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.318     5.996    
                         clock uncertainty           -0.095     5.900    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.490     5.410    u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          5.410    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                 -0.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/write_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.780%)  route 0.276ns (66.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.584    -0.599    u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/clk_out1
    SLICE_X61Y42         FDRE                                         r  u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/write_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/write_pointer_reg[0]/Q
                         net (fo=269, routed)         0.276    -0.181    u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_6_6/A0
    SLICE_X62Y43         RAMD64E                                      r  u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.853    -0.839    u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_6_6/WCLK
    SLICE_X62Y43         RAMD64E                                      r  u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_6_6/DP/CLK
                         clock pessimism              0.257    -0.582    
    SLICE_X62Y43         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.272    u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/write_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.780%)  route 0.276ns (66.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.584    -0.599    u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/clk_out1
    SLICE_X61Y42         FDRE                                         r  u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/write_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/write_pointer_reg[0]/Q
                         net (fo=269, routed)         0.276    -0.181    u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_6_6/A0
    SLICE_X62Y43         RAMD64E                                      r  u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.853    -0.839    u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_6_6/WCLK
    SLICE_X62Y43         RAMD64E                                      r  u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_6_6/SP/CLK
                         clock pessimism              0.257    -0.582    
    SLICE_X62Y43         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.272    u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/write_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_7_7/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.780%)  route 0.276ns (66.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.584    -0.599    u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/clk_out1
    SLICE_X61Y42         FDRE                                         r  u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/write_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/write_pointer_reg[0]/Q
                         net (fo=269, routed)         0.276    -0.181    u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_7_7/A0
    SLICE_X62Y43         RAMD64E                                      r  u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_7_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.853    -0.839    u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_7_7/WCLK
    SLICE_X62Y43         RAMD64E                                      r  u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_7_7/DP/CLK
                         clock pessimism              0.257    -0.582    
    SLICE_X62Y43         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.272    u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/write_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_7_7/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.780%)  route 0.276ns (66.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.584    -0.599    u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/clk_out1
    SLICE_X61Y42         FDRE                                         r  u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/write_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/write_pointer_reg[0]/Q
                         net (fo=269, routed)         0.276    -0.181    u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_7_7/A0
    SLICE_X62Y43         RAMD64E                                      r  u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_7_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.853    -0.839    u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_7_7/WCLK
    SLICE_X62Y43         RAMD64E                                      r  u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_7_7/SP/CLK
                         clock pessimism              0.257    -0.582    
    SLICE_X62Y43         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.272    u_video_display/u_video_image_processor2/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u1_sync_fifo/mem_reg_768_831_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_video_display/u_video_image_processor/u_median_filter_proc/post_img_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/u3_sync_fifo/mem_reg_384_447_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.883%)  route 0.111ns (44.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.553    -0.630    u_video_display/u_video_image_processor/u_median_filter_proc/clk_out1
    SLICE_X53Y51         FDRE                                         r  u_video_display/u_video_image_processor/u_median_filter_proc/post_img_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  u_video_display/u_video_image_processor/u_median_filter_proc/post_img_gray_reg[2]/Q
                         net (fo=7, routed)           0.111    -0.377    u_video_display/u3_sync_fifo/mem_reg_384_447_0_2/DIC
    SLICE_X50Y52         RAMD64E                                      r  u_video_display/u3_sync_fifo/mem_reg_384_447_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.821    -0.871    u_video_display/u3_sync_fifo/mem_reg_384_447_0_2/WCLK
    SLICE_X50Y52         RAMD64E                                      r  u_video_display/u3_sync_fifo/mem_reg_384_447_0_2/RAMC/CLK
                         clock pessimism              0.257    -0.614    
    SLICE_X50Y52         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.470    u_video_display/u3_sync_fifo/mem_reg_384_447_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_video_display/u_video_image_processor/u_median_filter_proc/post_img_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/u3_sync_fifo/mem_reg_320_383_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.568%)  route 0.113ns (44.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.553    -0.630    u_video_display/u_video_image_processor/u_median_filter_proc/clk_out1
    SLICE_X52Y51         FDRE                                         r  u_video_display/u_video_image_processor/u_median_filter_proc/post_img_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  u_video_display/u_video_image_processor/u_median_filter_proc/post_img_gray_reg[5]/Q
                         net (fo=7, routed)           0.113    -0.376    u_video_display/u3_sync_fifo/mem_reg_320_383_3_5/DIC
    SLICE_X50Y51         RAMD64E                                      r  u_video_display/u3_sync_fifo/mem_reg_320_383_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.821    -0.871    u_video_display/u3_sync_fifo/mem_reg_320_383_3_5/WCLK
    SLICE_X50Y51         RAMD64E                                      r  u_video_display/u3_sync_fifo/mem_reg_320_383_3_5/RAMC/CLK
                         clock pessimism              0.257    -0.614    
    SLICE_X50Y51         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.470    u_video_display/u3_sync_fifo/mem_reg_320_383_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/write_pointer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.268%)  route 0.139ns (49.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.577    -0.606    u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/clk_out1
    SLICE_X67Y60         FDRE                                         r  u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/write_pointer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/write_pointer_reg[5]/Q
                         net (fo=263, routed)         0.139    -0.325    u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2/ADDRD5
    SLICE_X66Y62         RAMD64E                                      r  u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.844    -0.848    u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2/WCLK
    SLICE_X66Y62         RAMD64E                                      r  u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2/RAMA/CLK
                         clock pessimism              0.256    -0.592    
    SLICE_X66Y62         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.422    u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/write_pointer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.268%)  route 0.139ns (49.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.577    -0.606    u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/clk_out1
    SLICE_X67Y60         FDRE                                         r  u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/write_pointer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/write_pointer_reg[5]/Q
                         net (fo=263, routed)         0.139    -0.325    u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2/ADDRD5
    SLICE_X66Y62         RAMD64E                                      r  u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.844    -0.848    u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2/WCLK
    SLICE_X66Y62         RAMD64E                                      r  u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2/RAMB/CLK
                         clock pessimism              0.256    -0.592    
    SLICE_X66Y62         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.422    u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/write_pointer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.268%)  route 0.139ns (49.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.577    -0.606    u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/clk_out1
    SLICE_X67Y60         FDRE                                         r  u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/write_pointer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/write_pointer_reg[5]/Q
                         net (fo=263, routed)         0.139    -0.325    u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2/ADDRD5
    SLICE_X66Y62         RAMD64E                                      r  u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.844    -0.848    u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2/WCLK
    SLICE_X66Y62         RAMD64E                                      r  u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2/RAMC/CLK
                         clock pessimism              0.256    -0.592    
    SLICE_X66Y62         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.422    u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/write_pointer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.268%)  route 0.139ns (49.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.577    -0.606    u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/clk_out1
    SLICE_X67Y60         FDRE                                         r  u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/write_pointer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/write_pointer_reg[5]/Q
                         net (fo=263, routed)         0.139    -0.325    u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2/ADDRD5
    SLICE_X66Y62         RAMD64E                                      r  u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.844    -0.848    u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2/WCLK
    SLICE_X66Y62         RAMD64E                                      r  u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2/RAMD/CLK
                         clock pessimism              0.256    -0.592    
    SLICE_X66Y62         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.422    u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_896_959_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.667       4.278      RAMB36_X1Y2      u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.667       4.278      RAMB36_X0Y8      u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.667       4.278      RAMB36_X1Y3      u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.667       4.278      RAMB36_X0Y9      u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.667       4.278      RAMB36_X3Y21     u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.667       4.278      RAMB36_X3Y22     u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.667       4.278      RAMB36_X2Y13     u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.667       4.278      RAMB36_X2Y14     u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.667       4.278      RAMB36_X2Y15     u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         6.667       4.278      RAMB36_X2Y16     u_video_display/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         3.333       2.203      SLICE_X42Y51     u_video_display/u3_sync_fifo/mem_reg_64_127_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         3.333       2.203      SLICE_X66Y51     u_video_display/u3_sync_fifo/mem_reg_64_127_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         3.333       2.203      SLICE_X66Y51     u_video_display/u3_sync_fifo/mem_reg_64_127_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         3.333       2.203      SLICE_X66Y51     u_video_display/u3_sync_fifo/mem_reg_64_127_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         3.333       2.203      SLICE_X66Y51     u_video_display/u3_sync_fifo/mem_reg_64_127_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         3.333       2.203      SLICE_X54Y55     u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_704_767_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         3.333       2.203      SLICE_X54Y55     u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_704_767_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         3.333       2.203      SLICE_X54Y55     u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_704_767_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         3.333       2.203      SLICE_X62Y64     u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_704_767_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         3.333       2.203      SLICE_X62Y64     u_video_display/u_video_image_processor/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_704_767_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         3.333       2.203      SLICE_X42Y51     u_video_display/u3_sync_fifo/mem_reg_64_127_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         3.333       2.203      SLICE_X66Y51     u_video_display/u3_sync_fifo/mem_reg_64_127_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         3.333       2.203      SLICE_X66Y51     u_video_display/u3_sync_fifo/mem_reg_64_127_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         3.333       2.203      SLICE_X66Y51     u_video_display/u3_sync_fifo/mem_reg_64_127_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         3.333       2.203      SLICE_X66Y51     u_video_display/u3_sync_fifo/mem_reg_64_127_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         3.333       2.203      SLICE_X96Y33     u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_64_127_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         3.333       2.203      SLICE_X96Y33     u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_64_127_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         3.333       2.203      SLICE_X96Y33     u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_64_127_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         3.333       2.203      SLICE_X96Y33     u_video_display/u_video_image_processor1/u_median_filter_proc/u_Matrix_Generate_3X3_8Bit/u2_sync_fifo/mem_reg_64_127_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         3.333       2.203      SLICE_X42Y50     u_video_display/u3_sync_fifo/mem_reg_64_127_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.259ns,  Total Violation       -1.360ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         1.333       -0.259     BUFGCTRL_X0Y17   clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y68     u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y67     u_rgb2dvi_0/serializer_b/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y74     u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y73     u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y70     u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y69     u_rgb2dvi_0/serializer_g/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y72     u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y71     u_rgb2dvi_0/serializer_r/OSERDESE2_Slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.333       0.084      MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.333       212.027    MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.359ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.433ns (20.089%)  route 1.722ns (79.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 5.727 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.572    -0.454    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y62        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.433    -0.021 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.722     1.702    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X106Y70        FDCE                                         f  u_rgb2dvi_0/encoder_g/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.403     5.727    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X106Y70        FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[1]/C
                         clock pessimism              0.413     6.140    
                         clock uncertainty           -0.095     6.045    
    SLICE_X106Y70        FDCE (Recov_fdce_C_CLR)     -0.331     5.714    u_rgb2dvi_0/encoder_g/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.714    
                         arrival time                          -1.702    
  -------------------------------------------------------------------
                         slack                                  4.012    

Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.433ns (20.123%)  route 1.719ns (79.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 5.727 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.572    -0.454    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y62        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.433    -0.021 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.719     1.698    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X107Y70        FDCE                                         f  u_rgb2dvi_0/encoder_g/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.403     5.727    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X107Y70        FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[2]/C
                         clock pessimism              0.413     6.140    
                         clock uncertainty           -0.095     6.045    
    SLICE_X107Y70        FDCE (Recov_fdce_C_CLR)     -0.331     5.714    u_rgb2dvi_0/encoder_g/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.714    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                  4.016    

Slack (MET) :             4.128ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.433ns (21.219%)  route 1.608ns (78.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 5.728 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.572    -0.454    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y62        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.433    -0.021 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.608     1.587    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X106Y69        FDCE                                         f  u_rgb2dvi_0/encoder_g/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.404     5.728    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X106Y69        FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[4]/C
                         clock pessimism              0.413     6.141    
                         clock uncertainty           -0.095     6.046    
    SLICE_X106Y69        FDCE (Recov_fdce_C_CLR)     -0.331     5.715    u_rgb2dvi_0/encoder_g/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          5.715    
                         arrival time                          -1.587    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.433ns (23.231%)  route 1.431ns (76.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 5.727 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.572    -0.454    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y62        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.433    -0.021 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.431     1.410    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X109Y70        FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.403     5.727    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X109Y70        FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[0]/C
                         clock pessimism              0.413     6.140    
                         clock uncertainty           -0.095     6.045    
    SLICE_X109Y70        FDCE (Recov_fdce_C_CLR)     -0.331     5.714    u_rgb2dvi_0/encoder_g/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          5.714    
                         arrival time                          -1.410    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.433ns (23.231%)  route 1.431ns (76.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 5.727 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.572    -0.454    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y62        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.433    -0.021 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.431     1.410    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X109Y70        FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.403     5.727    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X109Y70        FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[4]/C
                         clock pessimism              0.413     6.140    
                         clock uncertainty           -0.095     6.045    
    SLICE_X109Y70        FDCE (Recov_fdce_C_CLR)     -0.331     5.714    u_rgb2dvi_0/encoder_g/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          5.714    
                         arrival time                          -1.410    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.433ns (22.844%)  route 1.462ns (77.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.937ns = ( 5.730 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.572    -0.454    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y62        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.433    -0.021 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.462     1.442    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X113Y69        FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.406     5.730    u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X113Y69        FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[0]/C
                         clock pessimism              0.450     6.180    
                         clock uncertainty           -0.095     6.085    
    SLICE_X113Y69        FDCE (Recov_fdce_C_CLR)     -0.331     5.754    u_rgb2dvi_0/encoder_r/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          5.754    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.433ns (22.844%)  route 1.462ns (77.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.937ns = ( 5.730 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.572    -0.454    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y62        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.433    -0.021 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.462     1.442    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X113Y69        FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.406     5.730    u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X113Y69        FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[4]/C
                         clock pessimism              0.450     6.180    
                         clock uncertainty           -0.095     6.085    
    SLICE_X113Y69        FDCE (Recov_fdce_C_CLR)     -0.331     5.754    u_rgb2dvi_0/encoder_r/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          5.754    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.433ns (22.844%)  route 1.462ns (77.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.937ns = ( 5.730 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.572    -0.454    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y62        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.433    -0.021 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.462     1.442    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X113Y69        FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.406     5.730    u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X113Y69        FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[6]/C
                         clock pessimism              0.450     6.180    
                         clock uncertainty           -0.095     6.085    
    SLICE_X113Y69        FDCE (Recov_fdce_C_CLR)     -0.331     5.754    u_rgb2dvi_0/encoder_r/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          5.754    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.433ns (22.844%)  route 1.462ns (77.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.937ns = ( 5.730 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.572    -0.454    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y62        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.433    -0.021 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.462     1.442    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X113Y69        FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.406     5.730    u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X113Y69        FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[7]/C
                         clock pessimism              0.450     6.180    
                         clock uncertainty           -0.095     6.085    
    SLICE_X113Y69        FDCE (Recov_fdce_C_CLR)     -0.331     5.754    u_rgb2dvi_0/encoder_r/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          5.754    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.433ns (22.844%)  route 1.462ns (77.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.937ns = ( 5.730 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.572    -0.454    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y62        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.433    -0.021 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.462     1.442    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X113Y69        FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    U18                                               0.000     6.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.667    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     8.030 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.034    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.792 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.247    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.324 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        1.406     5.730    u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X113Y69        FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[8]/C
                         clock pessimism              0.450     6.180    
                         clock uncertainty           -0.095     6.085    
    SLICE_X113Y69        FDCE (Recov_fdce_C_CLR)     -0.331     5.754    u_rgb2dvi_0/encoder_r/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          5.754    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                  4.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.073%)  route 0.118ns (41.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.633    -0.550    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y62        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.164    -0.386 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.118    -0.267    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X110Y62        FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.904    -0.788    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X110Y62        FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[3]/C
                         clock pessimism              0.253    -0.535    
    SLICE_X110Y62        FDCE (Remov_fdce_C_CLR)     -0.092    -0.627    u_rgb2dvi_0/encoder_b/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.073%)  route 0.118ns (41.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.633    -0.550    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y62        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.164    -0.386 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.118    -0.267    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X110Y62        FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.904    -0.788    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X110Y62        FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[4]/C
                         clock pessimism              0.253    -0.535    
    SLICE_X110Y62        FDCE (Remov_fdce_C_CLR)     -0.092    -0.627    u_rgb2dvi_0/encoder_b/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.440%)  route 0.197ns (54.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.633    -0.550    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y62        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.164    -0.386 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.197    -0.189    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X109Y61        FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.903    -0.789    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X109Y61        FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[1]/C
                         clock pessimism              0.275    -0.514    
    SLICE_X109Y61        FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    u_rgb2dvi_0/encoder_b/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.440%)  route 0.197ns (54.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.633    -0.550    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y62        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.164    -0.386 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.197    -0.189    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X109Y61        FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.903    -0.789    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X109Y61        FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[2]/C
                         clock pessimism              0.275    -0.514    
    SLICE_X109Y61        FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    u_rgb2dvi_0/encoder_b/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.527%)  route 0.273ns (62.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.633    -0.550    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y62        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.164    -0.386 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.273    -0.113    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X108Y65        FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.899    -0.793    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X108Y65        FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[1]/C
                         clock pessimism              0.275    -0.518    
    SLICE_X108Y65        FDCE (Remov_fdce_C_CLR)     -0.067    -0.585    u_rgb2dvi_0/encoder_b/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.527%)  route 0.273ns (62.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.633    -0.550    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y62        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.164    -0.386 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.273    -0.113    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X108Y65        FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.899    -0.793    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X108Y65        FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[7]/C
                         clock pessimism              0.275    -0.518    
    SLICE_X108Y65        FDCE (Remov_fdce_C_CLR)     -0.067    -0.585    u_rgb2dvi_0/encoder_b/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.913%)  route 0.334ns (67.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.633    -0.550    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y62        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.164    -0.386 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.334    -0.051    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X109Y66        FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.898    -0.794    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X109Y66        FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[0]/C
                         clock pessimism              0.275    -0.519    
    SLICE_X109Y66        FDCE (Remov_fdce_C_CLR)     -0.092    -0.611    u_rgb2dvi_0/encoder_b/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.913%)  route 0.334ns (67.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.633    -0.550    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y62        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.164    -0.386 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.334    -0.051    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X109Y66        FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.898    -0.794    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X109Y66        FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[3]/C
                         clock pessimism              0.275    -0.519    
    SLICE_X109Y66        FDCE (Remov_fdce_C_CLR)     -0.092    -0.611    u_rgb2dvi_0/encoder_b/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.164ns (32.485%)  route 0.341ns (67.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.633    -0.550    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y62        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.164    -0.386 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.341    -0.045    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X111Y66        FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.901    -0.791    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X111Y66        FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[4]/C
                         clock pessimism              0.253    -0.538    
    SLICE_X111Y66        FDCE (Remov_fdce_C_CLR)     -0.092    -0.630    u_rgb2dvi_0/encoder_b/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.164ns (32.485%)  route 0.341ns (67.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.633    -0.550    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X112Y62        FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.164    -0.386 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.341    -0.045    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X111Y66        FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2690, routed)        0.901    -0.791    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X111Y66        FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[5]/C
                         clock pessimism              0.253    -0.538    
    SLICE_X111Y66        FDCE (Remov_fdce_C_CLR)     -0.092    -0.630    u_rgb2dvi_0/encoder_b/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.585    





