ISim log file
Running: /media/sf_SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/Engine_Ctrl_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /media/sf_SmithWaterman/SmithWaterman/firmware/ISE_m505lx325/Engine_Ctrl_tb_isim_beh.wdb 
ISim P.58f (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
3 query blocks, 2 ref blocks test
# run all
@1150ns Test 2: ref_length_out error
@1150ns Test 2: last_ref_block_out error
@1160ns Test 2: last_ref_block_out error
@1170ns Test 2: last_ref_block_out error
@1180ns Test 2: last_ref_block_out error
@1190ns Test 2: last_ref_block_out error
@1200ns Test 2: last_ref_block_out error
@1210ns Test 2: last_ref_block_out error
@1220ns Test 2: last_ref_block_out error
Stopped at time : 1330 ns : File "/media/sf_SmithWaterman/SmithWaterman/firmware/Engine_Ctrl_tb.v" Line 1637
ISim P.58f (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
3 query blocks, 2 ref blocks test
# run all
@1150ns Test 2: ref_length_out error
Stopped at time : 1330 ns : File "/media/sf_SmithWaterman/SmithWaterman/firmware/Engine_Ctrl_tb.v" Line 1637
ISim P.58f (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
3 query blocks, 2 ref blocks test
# run all
Stopped at time : 1330 ns : File "/media/sf_SmithWaterman/SmithWaterman/firmware/Engine_Ctrl_tb.v" Line 1637
ISim P.58f (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
3 query blocks, 2 ref blocks test
# run all
Stopped at time : 1500 ns : File "/media/sf_SmithWaterman/SmithWaterman/firmware/Engine_Ctrl_tb.v" Line 1780
ISim P.58f (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
3 query blocks, 2 ref blocks test
# run all
Stopped at time : 1480 ns : File "/media/sf_SmithWaterman/SmithWaterman/firmware/Engine_Ctrl_tb.v" Line 1840
ISim P.58f (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
3 query blocks, 2 ref blocks test
# run all
2 query blocks, 1 ref block test
Stopped at time : 1480 ns : File "/media/sf_SmithWaterman/SmithWaterman/firmware/Engine_Ctrl_tb.v" Line 1841
ISim P.58f (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
3 query blocks, 2 ref blocks, initial state test
# restart
# run all
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
3 query blocks, 2 ref blocks, initial state test
2 query blocks, 1 ref block, stall waiting for query test
Stopped at time : 1480 ns : File "/media/sf_SmithWaterman/SmithWaterman/firmware/Engine_Ctrl_tb.v" Line 1841
ISim P.58f (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
3 query blocks, 2 ref blocks, initial state test
# restart
# run all
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
3 query blocks, 2 ref blocks, initial state test
2 query blocks, 1 ref block, stall waiting for query test
1 query blocks, 2 ref blocks, stall waiting for ref block test
@1380ns Test 3: last_ref_block_out error
@1450ns Test 3: T_out error
@1470ns Test 3: T_out error
@1480ns Test 3: T_out error
@1490ns Test 3: T_out error
@1500ns Test 3: T_out error
@1510ns Test 3: T_out error
@1520ns Test 3: T_out error
@1520ns Test 3: next_first_ref_block_out error
@1530ns Test 3: next_first_ref_block_out error
@1530ns Test 3: first_ref_block_out error
@1530ns Test 3: last_ref_block_out error
@1540ns Test 3: next_first_ref_block_out error
@1540ns Test 3: first_ref_block_out error
@1540ns Test 3: last_ref_block_out error
@1550ns Test 3: next_first_ref_block_out error
@1550ns Test 3: first_ref_block_out error
@1550ns Test 3: last_ref_block_out error
@1560ns Test 3: next_first_ref_block_out error
@1560ns Test 3: first_ref_block_out error
@1560ns Test 3: last_ref_block_out error
@1570ns Test 3: ref_seq_block_rdy_out error
@1580ns Test 3: store_S_out error
@1580ns Test 3: init_out error
@1580ns Test 3: T_out error
@1590ns Test 3: store_S_out error
@1590ns Test 3: init_out error
@1590ns Test 3: T_out error
@1600ns Test 3: store_S_out error
@1600ns Test 3: init_out error
@1600ns Test 3: T_out error
@1610ns Test 3: store_S_out error
@1610ns Test 3: init_out error
@1610ns Test 3: T_out error
@1620ns Test 3: store_S_out error
@1620ns Test 3: init_out error
@1620ns Test 3: T_out error
@1630ns Test 3: store_S_out error
@1630ns Test 3: init_out error
@1630ns Test 3: T_out error
@1640ns Test 3: store_S_out error
@1640ns Test 3: init_out error
@1640ns Test 3: T_out error
@1650ns Test 3: store_S_out error
@1650ns Test 3: init_out error
@1650ns Test 3: T_out error
@1650ns Test 3: last_block_char_out error
Stopped at time : 1760 ns : File "/media/sf_SmithWaterman/SmithWaterman/firmware/Engine_Ctrl_tb.v" Line 2174
ISim P.58f (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
3 query blocks, 2 ref blocks, initial state test
# restart
# run all
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
3 query blocks, 2 ref blocks, initial state test
2 query blocks, 1 ref block, stall waiting for query test
1 query blocks, 2 ref blocks, stall waiting for ref block test
@1380ns Test 3: last_ref_block_out error
@1520ns Test 3: next_first_ref_block_out error
@1530ns Test 3: next_first_ref_block_out error
@1530ns Test 3: first_ref_block_out error
@1530ns Test 3: last_ref_block_out error
@1540ns Test 3: next_first_ref_block_out error
@1540ns Test 3: first_ref_block_out error
@1540ns Test 3: last_ref_block_out error
@1550ns Test 3: next_first_ref_block_out error
@1550ns Test 3: first_ref_block_out error
@1550ns Test 3: last_ref_block_out error
@1560ns Test 3: next_first_ref_block_out error
@1560ns Test 3: first_ref_block_out error
@1560ns Test 3: last_ref_block_out error
@1570ns Test 3: ref_seq_block_rdy_out error
@1580ns Test 3: store_S_out error
@1580ns Test 3: init_out error
@1580ns Test 3: T_out error
@1590ns Test 3: store_S_out error
@1590ns Test 3: init_out error
@1590ns Test 3: T_out error
@1600ns Test 3: store_S_out error
@1600ns Test 3: init_out error
@1610ns Test 3: store_S_out error
@1610ns Test 3: init_out error
@1610ns Test 3: T_out error
@1620ns Test 3: store_S_out error
@1620ns Test 3: init_out error
@1620ns Test 3: T_out error
@1630ns Test 3: store_S_out error
@1630ns Test 3: init_out error
@1640ns Test 3: store_S_out error
@1640ns Test 3: init_out error
@1640ns Test 3: T_out error
@1650ns Test 3: store_S_out error
@1650ns Test 3: init_out error
@1650ns Test 3: T_out error
@1650ns Test 3: last_block_char_out error
Stopped at time : 1760 ns : File "/media/sf_SmithWaterman/SmithWaterman/firmware/Engine_Ctrl_tb.v" Line 2174
ISim P.58f (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
3 query blocks, 2 ref blocks, initial state test
# restart
# run all
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
3 query blocks, 2 ref blocks, initial state test
2 query blocks, 1 ref block, stall waiting for query test
1 query blocks, 2 ref blocks, stall waiting for ref block test
@1380ns Test 3: last_ref_block_out error
@1520ns Test 3: next_first_ref_block_out error
@1530ns Test 3: next_first_ref_block_out error
@1530ns Test 3: first_ref_block_out error
@1530ns Test 3: last_ref_block_out error
@1540ns Test 3: next_first_ref_block_out error
@1540ns Test 3: first_ref_block_out error
@1540ns Test 3: last_ref_block_out error
@1550ns Test 3: next_first_ref_block_out error
@1550ns Test 3: first_ref_block_out error
@1550ns Test 3: last_ref_block_out error
@1560ns Test 3: next_first_ref_block_out error
@1560ns Test 3: first_ref_block_out error
@1560ns Test 3: last_ref_block_out error
@1570ns Test 3: ref_seq_block_rdy_out error
@1580ns Test 3: store_S_out error
@1580ns Test 3: init_out error
@1580ns Test 3: T_out error
@1590ns Test 3: store_S_out error
@1590ns Test 3: init_out error
@1590ns Test 3: T_out error
@1600ns Test 3: store_S_out error
@1600ns Test 3: init_out error
@1610ns Test 3: store_S_out error
@1610ns Test 3: init_out error
@1610ns Test 3: T_out error
@1620ns Test 3: store_S_out error
@1620ns Test 3: init_out error
@1620ns Test 3: T_out error
@1630ns Test 3: store_S_out error
@1630ns Test 3: init_out error
@1640ns Test 3: store_S_out error
@1640ns Test 3: init_out error
@1640ns Test 3: T_out error
@1650ns Test 3: store_S_out error
@1650ns Test 3: init_out error
@1650ns Test 3: T_out error
@1650ns Test 3: last_block_char_out error
Stopped at time : 1760 ns : File "/media/sf_SmithWaterman/SmithWaterman/firmware/Engine_Ctrl_tb.v" Line 2175
# restart
# run all
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
3 query blocks, 2 ref blocks, initial state test
2 query blocks, 1 ref block, stall waiting for query test
1 query blocks, 2 ref blocks, stall waiting for ref block test
@1380ns Test 3: last_ref_block_out error
@1520ns Test 3: next_first_ref_block_out error
@1530ns Test 3: next_first_ref_block_out error
@1530ns Test 3: first_ref_block_out error
@1530ns Test 3: last_ref_block_out error
@1540ns Test 3: next_first_ref_block_out error
@1540ns Test 3: first_ref_block_out error
@1540ns Test 3: last_ref_block_out error
@1550ns Test 3: next_first_ref_block_out error
@1550ns Test 3: first_ref_block_out error
@1550ns Test 3: last_ref_block_out error
@1560ns Test 3: next_first_ref_block_out error
@1560ns Test 3: first_ref_block_out error
@1560ns Test 3: last_ref_block_out error
@1570ns Test 3: ref_seq_block_rdy_out error
@1580ns Test 3: store_S_out error
@1580ns Test 3: init_out error
@1580ns Test 3: T_out error
@1590ns Test 3: store_S_out error
@1590ns Test 3: init_out error
@1590ns Test 3: T_out error
@1600ns Test 3: store_S_out error
@1600ns Test 3: init_out error
@1610ns Test 3: store_S_out error
@1610ns Test 3: init_out error
@1610ns Test 3: T_out error
@1620ns Test 3: store_S_out error
@1620ns Test 3: init_out error
@1620ns Test 3: T_out error
@1630ns Test 3: store_S_out error
@1630ns Test 3: init_out error
@1640ns Test 3: store_S_out error
@1640ns Test 3: init_out error
@1640ns Test 3: T_out error
@1650ns Test 3: store_S_out error
@1650ns Test 3: init_out error
@1650ns Test 3: T_out error
@1650ns Test 3: last_block_char_out error
Stopped at time : 1760 ns : File "/media/sf_SmithWaterman/SmithWaterman/firmware/Engine_Ctrl_tb.v" Line 2175
ISim P.58f (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
3 query blocks, 2 ref blocks, initial state test
# run all
2 query blocks, 1 ref block, stall waiting for query test
1 query blocks, 2 ref blocks, stall waiting for ref block test
@1520ns Test 3: next_first_ref_block_out error
@1530ns Test 3: next_first_ref_block_out error
@1530ns Test 3: first_ref_block_out error
@1530ns Test 3: last_ref_block_out error
@1540ns Test 3: next_first_ref_block_out error
@1540ns Test 3: first_ref_block_out error
@1540ns Test 3: last_ref_block_out error
@1550ns Test 3: next_first_ref_block_out error
@1550ns Test 3: first_ref_block_out error
@1550ns Test 3: last_ref_block_out error
@1560ns Test 3: next_first_ref_block_out error
@1560ns Test 3: first_ref_block_out error
@1560ns Test 3: last_ref_block_out error
@1570ns Test 3: ref_seq_block_rdy_out error
@1580ns Test 3: store_S_out error
@1580ns Test 3: init_out error
@1580ns Test 3: T_out error
@1590ns Test 3: store_S_out error
@1590ns Test 3: init_out error
@1590ns Test 3: T_out error
@1600ns Test 3: store_S_out error
@1600ns Test 3: init_out error
@1610ns Test 3: store_S_out error
@1610ns Test 3: init_out error
@1610ns Test 3: T_out error
@1620ns Test 3: store_S_out error
@1620ns Test 3: init_out error
@1620ns Test 3: T_out error
@1630ns Test 3: store_S_out error
@1630ns Test 3: init_out error
@1640ns Test 3: store_S_out error
@1640ns Test 3: init_out error
@1640ns Test 3: T_out error
@1650ns Test 3: store_S_out error
@1650ns Test 3: init_out error
@1650ns Test 3: T_out error
@1650ns Test 3: last_block_char_out error
Stopped at time : 1760 ns : File "/media/sf_SmithWaterman/SmithWaterman/firmware/Engine_Ctrl_tb.v" Line 2175
ISim P.58f (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
3 query blocks, 2 ref blocks, initial state test
# restart
# run all
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
3 query blocks, 2 ref blocks, initial state test
2 query blocks, 1 ref block, stall waiting for query test
1 query blocks, 2 ref blocks, stall waiting for ref block test
@1520ns Test 3: next_first_ref_block_out error
@1530ns Test 3: next_first_ref_block_out error
@1530ns Test 3: first_ref_block_out error
@1530ns Test 3: last_ref_block_out error
@1540ns Test 3: next_first_ref_block_out error
@1540ns Test 3: first_ref_block_out error
@1540ns Test 3: last_ref_block_out error
@1550ns Test 3: next_first_ref_block_out error
@1550ns Test 3: first_ref_block_out error
@1550ns Test 3: last_ref_block_out error
@1560ns Test 3: next_first_ref_block_out error
@1560ns Test 3: first_ref_block_out error
@1560ns Test 3: last_ref_block_out error
@1570ns Test 3: next_first_ref_block_out error
@1570ns Test 3: first_ref_block_out error
@1570ns Test 3: last_ref_block_out error
@1660ns Test 3: next_first_ref_block_out error
Stopped at time : 1770 ns : File "/media/sf_SmithWaterman/SmithWaterman/firmware/Engine_Ctrl_tb.v" Line 2204
ISim P.58f (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
3 query blocks, 2 ref blocks, initial state test
# run all
2 query blocks, 1 ref block, stall waiting for query test
1 query blocks, 2 ref blocks, stall waiting for ref block test
Stopped at time : 1770 ns : File "/media/sf_SmithWaterman/SmithWaterman/firmware/Engine_Ctrl_tb.v" Line 2204
ISim P.58f (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
3 query blocks, 2 ref blocks, initial state test
# run all
2 query blocks, 1 ref block, stall waiting for query test
1 query blocks, 2 ref blocks, stall waiting for ref block test
Stopped at time : 1770 ns : File "/media/sf_SmithWaterman/SmithWaterman/firmware/Engine_Ctrl_tb.v" Line 2206
ISim P.58f (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
3 query blocks, 2 ref blocks, initial state test
@310ns Test 1: S_out error
@400ns Test 1: S_out error
@490ns Test 1: S_out error
@580ns Test 1: S_out error
@670ns Test 1: S_out error
@760ns Test 1: S_out error
@850ns Test 1: S_out error
@940ns Test 1: S_out error
# run all
2 query blocks, 1 ref block, stall waiting for query test
@1290ns Test 2: S_out error
1 query blocks, 2 ref blocks, stall waiting for ref block test
Stopped at time : 1770 ns : File "/media/sf_SmithWaterman/SmithWaterman/firmware/Engine_Ctrl_tb.v" Line 2282
ISim P.58f (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
3 query blocks, 2 ref blocks, initial state test
# run all
2 query blocks, 1 ref block, stall waiting for query test
1 query blocks, 2 ref blocks, stall waiting for ref block test
Stopped at time : 1770 ns : File "/media/sf_SmithWaterman/SmithWaterman/firmware/Engine_Ctrl_tb.v" Line 2282
ISim P.58f (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
3 query blocks, 2 ref blocks, initial state test
# run all
2 query blocks, 1 ref block, stall waiting for query test
1 query blocks, 2 ref blocks, stall waiting for ref block test
Stopped at time : 1750 ns : File "/media/sf_SmithWaterman/SmithWaterman/firmware/Engine_Ctrl_tb.v" Line 2231
ISim P.58f (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
3 query blocks, 2 ref blocks, initial state test
# run all
2 query blocks, 1 ref block, stall waiting for query test
1 query blocks, 2 ref blocks, stall waiting for ref block test
Stopped at time : 1750 ns : File "/media/sf_SmithWaterman/SmithWaterman/firmware/Engine_Ctrl_tb.v" Line 2231
ISim P.58f (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module Engine_Ctrl_tb.uut.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
3 query blocks, 2 ref blocks, initial state test
# run all
2 query blocks, 1 ref block, stall waiting for query test
1 query blocks, 2 ref blocks, stall waiting for ref block test
Stopped at time : 1750 ns : File "/media/sf_SmithWaterman/SmithWaterman/firmware/Engine_Ctrl_tb.v" Line 2232
# exit 0
