{"vcs1":{"timestamp_begin":1730430732.181631706, "rt":1.83, "ut":0.62, "st":0.32}}
{"vcselab":{"timestamp_begin":1730430734.112873542, "rt":1.48, "ut":0.29, "st":0.19}}
{"link":{"timestamp_begin":1730430735.684149515, "rt":0.40, "ut":0.17, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730430731.262506306}
{"VCS_COMP_START_TIME": 1730430731.262506306}
{"VCS_COMP_END_TIME": 1730430737.562108727}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331104}}
{"stitch_vcselab": {"peak_mem": 223360}}
