{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442628684548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442628684548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 19 10:11:24 2015 " "Processing started: Sat Sep 19 10:11:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442628684548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442628684548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442628684548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1442628684838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music.vhd 2 1 " "Found 2 design units, including 1 entities, in source file music.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 music-behave " "Found design unit 1: music-behave" {  } { { "music.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/music.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442628685318 ""} { "Info" "ISGN_ENTITY_NAME" "1 music " "Found entity 1: music" {  } { { "music.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/music.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442628685318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442628685318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.bdf" "" { Schematic "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442628685318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442628685318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "showmodel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file showmodel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 showmodel-show " "Found design unit 1: showmodel-show" {  } { { "showmodel.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/showmodel.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442628685328 ""} { "Info" "ISGN_ENTITY_NAME" "1 showmodel " "Found entity 1: showmodel" {  } { { "showmodel.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/showmodel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442628685328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442628685328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count-fre " "Found design unit 1: count-fre" {  } { { "count.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/count.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442628685328 ""} { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/count.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442628685328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442628685328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "centertime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file centertime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 centertime-timeout " "Found design unit 1: centertime-timeout" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442628685328 ""} { "Info" "ISGN_ENTITY_NAME" "1 centertime " "Found entity 1: centertime" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442628685328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442628685328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyscan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyscan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyscan-scan " "Found design unit 1: keyscan-scan" {  } { { "keyscan.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/keyscan.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442628685328 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyscan " "Found entity 1: keyscan" {  } { { "keyscan.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/keyscan.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442628685328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442628685328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm-bing " "Found design unit 1: alarm-bing" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442628685328 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442628685328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442628685328 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1442628685368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:inst1 " "Elaborating entity \"count\" for hierarchy \"count:inst1\"" {  } { { "clock.bdf" "inst1" { Schematic "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/clock.bdf" { { -72 272 416 40 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442628685378 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a count.vhd(16) " "VHDL Process Statement warning at count.vhd(16): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "count.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/count.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685378 "|clock|count:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b count.vhd(17) " "VHDL Process Statement warning at count.vhd(17): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "count.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/count.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|count:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c count.vhd(18) " "VHDL Process Statement warning at count.vhd(18): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "count.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/count.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|count:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm alarm:inst4 " "Elaborating entity \"alarm\" for hierarchy \"alarm:inst4\"" {  } { { "clock.bdf" "inst4" { Schematic "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/clock.bdf" { { 248 496 664 488 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442628685388 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "sh alarm.vhd(21) " "VHDL warning at alarm.vhd(21): sensitivity list already contains sh" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 21 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "sl alarm.vhd(21) " "VHDL warning at alarm.vhd(21): sensitivity list already contains sl" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 21 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag alarm.vhd(33) " "VHDL Process Statement warning at alarm.vhd(33): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh alarm.vhd(36) " "VHDL Process Statement warning at alarm.vhd(36): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarmatrixset alarm.vhd(36) " "VHDL Process Statement warning at alarm.vhd(36): signal \"alarmatrixset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hl alarm.vhd(36) " "VHDL Process Statement warning at alarm.vhd(36): signal \"hl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag alarm.vhd(21) " "VHDL Process Statement warning at alarm.vhd(21): inferring latch(es) for signal or variable \"flag\", which holds its previous value in one or more paths through the process" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "beep alarm.vhd(40) " "VHDL Process Statement warning at alarm.vhd(40): inferring latch(es) for signal or variable \"beep\", which holds its previous value in one or more paths through the process" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switch alarm.vhd(65) " "VHDL Process Statement warning at alarm.vhd(65): signal \"switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alarmatrixset alarm.vhd(63) " "VHDL Process Statement warning at alarm.vhd(63): inferring latch(es) for signal or variable \"alarmatrixset\", which holds its previous value in one or more paths through the process" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmatrixset\[0\]\[0\] alarm.vhd(63) " "Inferred latch for \"alarmatrixset\[0\]\[0\]\" at alarm.vhd(63)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmatrixset\[0\]\[1\] alarm.vhd(63) " "Inferred latch for \"alarmatrixset\[0\]\[1\]\" at alarm.vhd(63)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmatrixset\[0\]\[2\] alarm.vhd(63) " "Inferred latch for \"alarmatrixset\[0\]\[2\]\" at alarm.vhd(63)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmatrixset\[0\]\[3\] alarm.vhd(63) " "Inferred latch for \"alarmatrixset\[0\]\[3\]\" at alarm.vhd(63)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmatrixset\[1\]\[0\] alarm.vhd(63) " "Inferred latch for \"alarmatrixset\[1\]\[0\]\" at alarm.vhd(63)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmatrixset\[1\]\[1\] alarm.vhd(63) " "Inferred latch for \"alarmatrixset\[1\]\[1\]\" at alarm.vhd(63)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmatrixset\[1\]\[2\] alarm.vhd(63) " "Inferred latch for \"alarmatrixset\[1\]\[2\]\" at alarm.vhd(63)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmatrixset\[1\]\[3\] alarm.vhd(63) " "Inferred latch for \"alarmatrixset\[1\]\[3\]\" at alarm.vhd(63)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmatrixset\[2\]\[0\] alarm.vhd(63) " "Inferred latch for \"alarmatrixset\[2\]\[0\]\" at alarm.vhd(63)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmatrixset\[2\]\[1\] alarm.vhd(63) " "Inferred latch for \"alarmatrixset\[2\]\[1\]\" at alarm.vhd(63)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmatrixset\[2\]\[2\] alarm.vhd(63) " "Inferred latch for \"alarmatrixset\[2\]\[2\]\" at alarm.vhd(63)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmatrixset\[2\]\[3\] alarm.vhd(63) " "Inferred latch for \"alarmatrixset\[2\]\[3\]\" at alarm.vhd(63)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmatrixset\[3\]\[0\] alarm.vhd(63) " "Inferred latch for \"alarmatrixset\[3\]\[0\]\" at alarm.vhd(63)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmatrixset\[3\]\[1\] alarm.vhd(63) " "Inferred latch for \"alarmatrixset\[3\]\[1\]\" at alarm.vhd(63)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmatrixset\[3\]\[2\] alarm.vhd(63) " "Inferred latch for \"alarmatrixset\[3\]\[2\]\" at alarm.vhd(63)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmatrixset\[3\]\[3\] alarm.vhd(63) " "Inferred latch for \"alarmatrixset\[3\]\[3\]\" at alarm.vhd(63)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmatrixset\[4\]\[0\] alarm.vhd(63) " "Inferred latch for \"alarmatrixset\[4\]\[0\]\" at alarm.vhd(63)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmatrixset\[4\]\[1\] alarm.vhd(63) " "Inferred latch for \"alarmatrixset\[4\]\[1\]\" at alarm.vhd(63)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmatrixset\[4\]\[2\] alarm.vhd(63) " "Inferred latch for \"alarmatrixset\[4\]\[2\]\" at alarm.vhd(63)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmatrixset\[4\]\[3\] alarm.vhd(63) " "Inferred latch for \"alarmatrixset\[4\]\[3\]\" at alarm.vhd(63)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmatrixset\[5\]\[0\] alarm.vhd(63) " "Inferred latch for \"alarmatrixset\[5\]\[0\]\" at alarm.vhd(63)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmatrixset\[5\]\[1\] alarm.vhd(63) " "Inferred latch for \"alarmatrixset\[5\]\[1\]\" at alarm.vhd(63)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmatrixset\[5\]\[2\] alarm.vhd(63) " "Inferred latch for \"alarmatrixset\[5\]\[2\]\" at alarm.vhd(63)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmatrixset\[5\]\[3\] alarm.vhd(63) " "Inferred latch for \"alarmatrixset\[5\]\[3\]\" at alarm.vhd(63)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beep alarm.vhd(40) " "Inferred latch for \"beep\" at alarm.vhd(40)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[0\] alarm.vhd(21) " "Inferred latch for \"flag\[0\]\" at alarm.vhd(21)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[1\] alarm.vhd(21) " "Inferred latch for \"flag\[1\]\" at alarm.vhd(21)" {  } { { "alarm.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/alarm.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|alarm:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyscan keyscan:inst3 " "Elaborating entity \"keyscan\" for hierarchy \"keyscan:inst3\"" {  } { { "clock.bdf" "inst3" { Schematic "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/clock.bdf" { { 288 120 264 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442628685388 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a keyscan.vhd(17) " "VHDL Process Statement warning at keyscan.vhd(17): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyscan.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/keyscan.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|keyscan:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b keyscan.vhd(18) " "VHDL Process Statement warning at keyscan.vhd(18): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyscan.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/keyscan.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|keyscan:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk keyscan.vhd(19) " "VHDL Process Statement warning at keyscan.vhd(19): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyscan.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/keyscan.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685388 "|clock|keyscan:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "centertime centertime:inst2 " "Elaborating entity \"centertime\" for hierarchy \"centertime:inst2\"" {  } { { "clock.bdf" "inst2" { Schematic "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/clock.bdf" { { 40 248 432 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442628685388 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switch centertime.vhd(87) " "VHDL Process Statement warning at centertime.vhd(87): signal \"switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685398 "|clock|centertime:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timematrixset centertime.vhd(89) " "VHDL Process Statement warning at centertime.vhd(89): signal \"timematrixset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685398 "|clock|centertime:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switch centertime.vhd(92) " "VHDL Process Statement warning at centertime.vhd(92): signal \"switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685398 "|clock|centertime:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datematrixset centertime.vhd(94) " "VHDL Process Statement warning at centertime.vhd(94): signal \"datematrixset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685398 "|clock|centertime:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switch centertime.vhd(97) " "VHDL Process Statement warning at centertime.vhd(97): signal \"switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685398 "|clock|centertime:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "weekset centertime.vhd(98) " "VHDL Process Statement warning at centertime.vhd(98): signal \"weekset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685398 "|clock|centertime:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timematrix centertime.vhd(100) " "VHDL Process Statement warning at centertime.vhd(100): signal \"timematrix\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685398 "|clock|centertime:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timematrix centertime.vhd(101) " "VHDL Process Statement warning at centertime.vhd(101): signal \"timematrix\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685398 "|clock|centertime:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timematrix centertime.vhd(103) " "VHDL Process Statement warning at centertime.vhd(103): signal \"timematrix\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685398 "|clock|centertime:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timematrix centertime.vhd(104) " "VHDL Process Statement warning at centertime.vhd(104): signal \"timematrix\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685398 "|clock|centertime:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "up centertime.vhd(238) " "VHDL Process Statement warning at centertime.vhd(238): signal \"up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685398 "|clock|centertime:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music music:inst5 " "Elaborating entity \"music\" for hierarchy \"music:inst5\"" {  } { { "clock.bdf" "inst5" { Schematic "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/clock.bdf" { { 344 776 920 456 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442628685398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "showmodel showmodel:inst " "Elaborating entity \"showmodel\" for hierarchy \"showmodel:inst\"" {  } { { "clock.bdf" "inst" { Schematic "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/clock.bdf" { { 24 528 720 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442628685398 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flash showmodel.vhd(26) " "VHDL Process Statement warning at showmodel.vhd(26): signal \"flash\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "showmodel.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/showmodel.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685398 "|clock|showmodel:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1 showmodel.vhd(26) " "VHDL Process Statement warning at showmodel.vhd(26): signal \"p1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "showmodel.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/showmodel.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685398 "|clock|showmodel:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flash showmodel.vhd(27) " "VHDL Process Statement warning at showmodel.vhd(27): signal \"flash\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "showmodel.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/showmodel.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685398 "|clock|showmodel:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2 showmodel.vhd(27) " "VHDL Process Statement warning at showmodel.vhd(27): signal \"p2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "showmodel.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/showmodel.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685398 "|clock|showmodel:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flash showmodel.vhd(28) " "VHDL Process Statement warning at showmodel.vhd(28): signal \"flash\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "showmodel.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/showmodel.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685398 "|clock|showmodel:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p3 showmodel.vhd(28) " "VHDL Process Statement warning at showmodel.vhd(28): signal \"p3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "showmodel.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/showmodel.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685398 "|clock|showmodel:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flash showmodel.vhd(29) " "VHDL Process Statement warning at showmodel.vhd(29): signal \"flash\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "showmodel.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/showmodel.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685398 "|clock|showmodel:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p4 showmodel.vhd(29) " "VHDL Process Statement warning at showmodel.vhd(29): signal \"p4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "showmodel.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/showmodel.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685398 "|clock|showmodel:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flash showmodel.vhd(30) " "VHDL Process Statement warning at showmodel.vhd(30): signal \"flash\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "showmodel.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/showmodel.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685398 "|clock|showmodel:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p5 showmodel.vhd(30) " "VHDL Process Statement warning at showmodel.vhd(30): signal \"p5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "showmodel.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/showmodel.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685398 "|clock|showmodel:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flash showmodel.vhd(31) " "VHDL Process Statement warning at showmodel.vhd(31): signal \"flash\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "showmodel.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/showmodel.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685398 "|clock|showmodel:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p6 showmodel.vhd(31) " "VHDL Process Statement warning at showmodel.vhd(31): signal \"p6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "showmodel.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/showmodel.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685408 "|clock|showmodel:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flash showmodel.vhd(32) " "VHDL Process Statement warning at showmodel.vhd(32): signal \"flash\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "showmodel.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/showmodel.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685408 "|clock|showmodel:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p7 showmodel.vhd(32) " "VHDL Process Statement warning at showmodel.vhd(32): signal \"p7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "showmodel.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/showmodel.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685408 "|clock|showmodel:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flash showmodel.vhd(33) " "VHDL Process Statement warning at showmodel.vhd(33): signal \"flash\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "showmodel.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/showmodel.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685408 "|clock|showmodel:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p8 showmodel.vhd(33) " "VHDL Process Statement warning at showmodel.vhd(33): signal \"p8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "showmodel.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/showmodel.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1442628685408 "|clock|showmodel:inst"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "music.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/music.vhd" 8 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1442628686898 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1442628686898 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|datematrix\[0\]\[0\] centertime:inst2\|datematrix\[0\]\[0\]~_emulated centertime:inst2\|datematrix\[0\]\[0\]~1 " "Register \"centertime:inst2\|datematrix\[0\]\[0\]\" is converted into an equivalent circuit using register \"centertime:inst2\|datematrix\[0\]\[0\]~_emulated\" and latch \"centertime:inst2\|datematrix\[0\]\[0\]~1\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|datematrix[0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|weekmatrix\[5\]\[0\] centertime:inst2\|weekmatrix\[5\]\[0\]~_emulated centertime:inst2\|weekmatrix\[5\]\[0\]~1 " "Register \"centertime:inst2\|weekmatrix\[5\]\[0\]\" is converted into an equivalent circuit using register \"centertime:inst2\|weekmatrix\[5\]\[0\]~_emulated\" and latch \"centertime:inst2\|weekmatrix\[5\]\[0\]~1\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|weekmatrix[5][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|timematrix\[0\]\[0\] centertime:inst2\|timematrix\[0\]\[0\]~_emulated centertime:inst2\|timematrix\[0\]\[0\]~1 " "Register \"centertime:inst2\|timematrix\[0\]\[0\]\" is converted into an equivalent circuit using register \"centertime:inst2\|timematrix\[0\]\[0\]~_emulated\" and latch \"centertime:inst2\|timematrix\[0\]\[0\]~1\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|timematrix[0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|timematrix\[1\]\[0\] centertime:inst2\|timematrix\[1\]\[0\]~_emulated centertime:inst2\|timematrix\[1\]\[0\]~5 " "Register \"centertime:inst2\|timematrix\[1\]\[0\]\" is converted into an equivalent circuit using register \"centertime:inst2\|timematrix\[1\]\[0\]~_emulated\" and latch \"centertime:inst2\|timematrix\[1\]\[0\]~5\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|timematrix[1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|datematrix\[1\]\[0\] centertime:inst2\|datematrix\[1\]\[0\]~_emulated centertime:inst2\|datematrix\[1\]\[0\]~5 " "Register \"centertime:inst2\|datematrix\[1\]\[0\]\" is converted into an equivalent circuit using register \"centertime:inst2\|datematrix\[1\]\[0\]~_emulated\" and latch \"centertime:inst2\|datematrix\[1\]\[0\]~5\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|datematrix[1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|timematrix\[1\]\[1\] centertime:inst2\|timematrix\[1\]\[1\]~_emulated centertime:inst2\|timematrix\[1\]\[1\]~9 " "Register \"centertime:inst2\|timematrix\[1\]\[1\]\" is converted into an equivalent circuit using register \"centertime:inst2\|timematrix\[1\]\[1\]~_emulated\" and latch \"centertime:inst2\|timematrix\[1\]\[1\]~9\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|timematrix[1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|timematrix\[0\]\[1\] centertime:inst2\|timematrix\[0\]\[1\]~_emulated centertime:inst2\|timematrix\[0\]\[1\]~13 " "Register \"centertime:inst2\|timematrix\[0\]\[1\]\" is converted into an equivalent circuit using register \"centertime:inst2\|timematrix\[0\]\[1\]~_emulated\" and latch \"centertime:inst2\|timematrix\[0\]\[1\]~13\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|timematrix[0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|timematrix\[1\]\[2\] centertime:inst2\|timematrix\[1\]\[2\]~_emulated centertime:inst2\|timematrix\[1\]\[2\]~17 " "Register \"centertime:inst2\|timematrix\[1\]\[2\]\" is converted into an equivalent circuit using register \"centertime:inst2\|timematrix\[1\]\[2\]~_emulated\" and latch \"centertime:inst2\|timematrix\[1\]\[2\]~17\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|timematrix[1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|timematrix\[0\]\[2\] centertime:inst2\|timematrix\[0\]\[2\]~_emulated centertime:inst2\|timematrix\[0\]\[2\]~21 " "Register \"centertime:inst2\|timematrix\[0\]\[2\]\" is converted into an equivalent circuit using register \"centertime:inst2\|timematrix\[0\]\[2\]~_emulated\" and latch \"centertime:inst2\|timematrix\[0\]\[2\]~21\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|timematrix[0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|timematrix\[1\]\[3\] centertime:inst2\|timematrix\[1\]\[3\]~_emulated centertime:inst2\|timematrix\[1\]\[3\]~25 " "Register \"centertime:inst2\|timematrix\[1\]\[3\]\" is converted into an equivalent circuit using register \"centertime:inst2\|timematrix\[1\]\[3\]~_emulated\" and latch \"centertime:inst2\|timematrix\[1\]\[3\]~25\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|timematrix[1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|timematrix\[0\]\[3\] centertime:inst2\|timematrix\[0\]\[3\]~_emulated centertime:inst2\|timematrix\[0\]\[3\]~29 " "Register \"centertime:inst2\|timematrix\[0\]\[3\]\" is converted into an equivalent circuit using register \"centertime:inst2\|timematrix\[0\]\[3\]~_emulated\" and latch \"centertime:inst2\|timematrix\[0\]\[3\]~29\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|timematrix[0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|datematrix\[5\]\[0\] centertime:inst2\|datematrix\[5\]\[0\]~_emulated centertime:inst2\|datematrix\[5\]\[0\]~9 " "Register \"centertime:inst2\|datematrix\[5\]\[0\]\" is converted into an equivalent circuit using register \"centertime:inst2\|datematrix\[5\]\[0\]~_emulated\" and latch \"centertime:inst2\|datematrix\[5\]\[0\]~9\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|datematrix[5][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|timematrix\[5\]\[0\] centertime:inst2\|timematrix\[5\]\[0\]~_emulated centertime:inst2\|timematrix\[5\]\[0\]~33 " "Register \"centertime:inst2\|timematrix\[5\]\[0\]\" is converted into an equivalent circuit using register \"centertime:inst2\|timematrix\[5\]\[0\]~_emulated\" and latch \"centertime:inst2\|timematrix\[5\]\[0\]~33\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|timematrix[5][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|timematrix\[2\]\[0\] centertime:inst2\|timematrix\[2\]\[0\]~_emulated centertime:inst2\|timematrix\[2\]\[0\]~37 " "Register \"centertime:inst2\|timematrix\[2\]\[0\]\" is converted into an equivalent circuit using register \"centertime:inst2\|timematrix\[2\]\[0\]~_emulated\" and latch \"centertime:inst2\|timematrix\[2\]\[0\]~37\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|timematrix[2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|timematrix\[3\]\[0\] centertime:inst2\|timematrix\[3\]\[0\]~_emulated centertime:inst2\|timematrix\[3\]\[0\]~41 " "Register \"centertime:inst2\|timematrix\[3\]\[0\]\" is converted into an equivalent circuit using register \"centertime:inst2\|timematrix\[3\]\[0\]~_emulated\" and latch \"centertime:inst2\|timematrix\[3\]\[0\]~41\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|timematrix[3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|datematrix\[3\]\[0\] centertime:inst2\|datematrix\[3\]\[0\]~_emulated centertime:inst2\|datematrix\[3\]\[0\]~13 " "Register \"centertime:inst2\|datematrix\[3\]\[0\]\" is converted into an equivalent circuit using register \"centertime:inst2\|datematrix\[3\]\[0\]~_emulated\" and latch \"centertime:inst2\|datematrix\[3\]\[0\]~13\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|datematrix[3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|datematrix\[2\]\[0\] centertime:inst2\|datematrix\[2\]\[0\]~_emulated centertime:inst2\|datematrix\[2\]\[0\]~17 " "Register \"centertime:inst2\|datematrix\[2\]\[0\]\" is converted into an equivalent circuit using register \"centertime:inst2\|datematrix\[2\]\[0\]~_emulated\" and latch \"centertime:inst2\|datematrix\[2\]\[0\]~17\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|datematrix[2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|datematrix\[4\]\[0\] centertime:inst2\|datematrix\[4\]\[0\]~_emulated centertime:inst2\|datematrix\[4\]\[0\]~21 " "Register \"centertime:inst2\|datematrix\[4\]\[0\]\" is converted into an equivalent circuit using register \"centertime:inst2\|datematrix\[4\]\[0\]~_emulated\" and latch \"centertime:inst2\|datematrix\[4\]\[0\]~21\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|datematrix[4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|timematrix\[4\]\[0\] centertime:inst2\|timematrix\[4\]\[0\]~_emulated centertime:inst2\|timematrix\[4\]\[0\]~45 " "Register \"centertime:inst2\|timematrix\[4\]\[0\]\" is converted into an equivalent circuit using register \"centertime:inst2\|timematrix\[4\]\[0\]~_emulated\" and latch \"centertime:inst2\|timematrix\[4\]\[0\]~45\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|timematrix[4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|datematrix\[0\]\[1\] centertime:inst2\|datematrix\[0\]\[1\]~_emulated centertime:inst2\|datematrix\[0\]\[1\]~25 " "Register \"centertime:inst2\|datematrix\[0\]\[1\]\" is converted into an equivalent circuit using register \"centertime:inst2\|datematrix\[0\]\[1\]~_emulated\" and latch \"centertime:inst2\|datematrix\[0\]\[1\]~25\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|datematrix[0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|weekmatrix\[5\]\[1\] centertime:inst2\|weekmatrix\[5\]\[1\]~_emulated centertime:inst2\|weekmatrix\[5\]\[1\]~5 " "Register \"centertime:inst2\|weekmatrix\[5\]\[1\]\" is converted into an equivalent circuit using register \"centertime:inst2\|weekmatrix\[5\]\[1\]~_emulated\" and latch \"centertime:inst2\|weekmatrix\[5\]\[1\]~5\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|weekmatrix[5][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|datematrix\[1\]\[1\] centertime:inst2\|datematrix\[1\]\[1\]~_emulated centertime:inst2\|datematrix\[1\]\[1\]~29 " "Register \"centertime:inst2\|datematrix\[1\]\[1\]\" is converted into an equivalent circuit using register \"centertime:inst2\|datematrix\[1\]\[1\]~_emulated\" and latch \"centertime:inst2\|datematrix\[1\]\[1\]~29\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|datematrix[1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|datematrix\[5\]\[1\] centertime:inst2\|datematrix\[5\]\[1\]~_emulated centertime:inst2\|datematrix\[5\]\[1\]~33 " "Register \"centertime:inst2\|datematrix\[5\]\[1\]\" is converted into an equivalent circuit using register \"centertime:inst2\|datematrix\[5\]\[1\]~_emulated\" and latch \"centertime:inst2\|datematrix\[5\]\[1\]~33\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|datematrix[5][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|timematrix\[5\]\[1\] centertime:inst2\|timematrix\[5\]\[1\]~_emulated centertime:inst2\|timematrix\[5\]\[1\]~49 " "Register \"centertime:inst2\|timematrix\[5\]\[1\]\" is converted into an equivalent circuit using register \"centertime:inst2\|timematrix\[5\]\[1\]~_emulated\" and latch \"centertime:inst2\|timematrix\[5\]\[1\]~49\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|timematrix[5][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|timematrix\[2\]\[1\] centertime:inst2\|timematrix\[2\]\[1\]~_emulated centertime:inst2\|timematrix\[2\]\[1\]~53 " "Register \"centertime:inst2\|timematrix\[2\]\[1\]\" is converted into an equivalent circuit using register \"centertime:inst2\|timematrix\[2\]\[1\]~_emulated\" and latch \"centertime:inst2\|timematrix\[2\]\[1\]~53\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|timematrix[2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|timematrix\[3\]\[1\] centertime:inst2\|timematrix\[3\]\[1\]~_emulated centertime:inst2\|timematrix\[3\]\[1\]~57 " "Register \"centertime:inst2\|timematrix\[3\]\[1\]\" is converted into an equivalent circuit using register \"centertime:inst2\|timematrix\[3\]\[1\]~_emulated\" and latch \"centertime:inst2\|timematrix\[3\]\[1\]~57\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|timematrix[3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|datematrix\[3\]\[1\] centertime:inst2\|datematrix\[3\]\[1\]~_emulated centertime:inst2\|datematrix\[3\]\[1\]~37 " "Register \"centertime:inst2\|datematrix\[3\]\[1\]\" is converted into an equivalent circuit using register \"centertime:inst2\|datematrix\[3\]\[1\]~_emulated\" and latch \"centertime:inst2\|datematrix\[3\]\[1\]~37\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|datematrix[3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|datematrix\[2\]\[1\] centertime:inst2\|datematrix\[2\]\[1\]~_emulated centertime:inst2\|datematrix\[2\]\[1\]~41 " "Register \"centertime:inst2\|datematrix\[2\]\[1\]\" is converted into an equivalent circuit using register \"centertime:inst2\|datematrix\[2\]\[1\]~_emulated\" and latch \"centertime:inst2\|datematrix\[2\]\[1\]~41\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|datematrix[2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|datematrix\[4\]\[1\] centertime:inst2\|datematrix\[4\]\[1\]~_emulated centertime:inst2\|datematrix\[4\]\[1\]~45 " "Register \"centertime:inst2\|datematrix\[4\]\[1\]\" is converted into an equivalent circuit using register \"centertime:inst2\|datematrix\[4\]\[1\]~_emulated\" and latch \"centertime:inst2\|datematrix\[4\]\[1\]~45\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|datematrix[4][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|timematrix\[4\]\[1\] centertime:inst2\|timematrix\[4\]\[1\]~_emulated centertime:inst2\|timematrix\[4\]\[1\]~61 " "Register \"centertime:inst2\|timematrix\[4\]\[1\]\" is converted into an equivalent circuit using register \"centertime:inst2\|timematrix\[4\]\[1\]~_emulated\" and latch \"centertime:inst2\|timematrix\[4\]\[1\]~61\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|timematrix[4][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|weekmatrix\[5\]\[2\] centertime:inst2\|weekmatrix\[5\]\[2\]~_emulated centertime:inst2\|weekmatrix\[5\]\[2\]~9 " "Register \"centertime:inst2\|weekmatrix\[5\]\[2\]\" is converted into an equivalent circuit using register \"centertime:inst2\|weekmatrix\[5\]\[2\]~_emulated\" and latch \"centertime:inst2\|weekmatrix\[5\]\[2\]~9\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|weekmatrix[5][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|datematrix\[0\]\[2\] centertime:inst2\|datematrix\[0\]\[2\]~_emulated centertime:inst2\|datematrix\[0\]\[2\]~49 " "Register \"centertime:inst2\|datematrix\[0\]\[2\]\" is converted into an equivalent circuit using register \"centertime:inst2\|datematrix\[0\]\[2\]~_emulated\" and latch \"centertime:inst2\|datematrix\[0\]\[2\]~49\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|datematrix[0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|datematrix\[1\]\[2\] centertime:inst2\|datematrix\[1\]\[2\]~_emulated centertime:inst2\|datematrix\[1\]\[2\]~53 " "Register \"centertime:inst2\|datematrix\[1\]\[2\]\" is converted into an equivalent circuit using register \"centertime:inst2\|datematrix\[1\]\[2\]~_emulated\" and latch \"centertime:inst2\|datematrix\[1\]\[2\]~53\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|datematrix[1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|datematrix\[5\]\[2\] centertime:inst2\|datematrix\[5\]\[2\]~_emulated centertime:inst2\|datematrix\[5\]\[2\]~57 " "Register \"centertime:inst2\|datematrix\[5\]\[2\]\" is converted into an equivalent circuit using register \"centertime:inst2\|datematrix\[5\]\[2\]~_emulated\" and latch \"centertime:inst2\|datematrix\[5\]\[2\]~57\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|datematrix[5][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|timematrix\[5\]\[2\] centertime:inst2\|timematrix\[5\]\[2\]~_emulated centertime:inst2\|timematrix\[5\]\[2\]~65 " "Register \"centertime:inst2\|timematrix\[5\]\[2\]\" is converted into an equivalent circuit using register \"centertime:inst2\|timematrix\[5\]\[2\]~_emulated\" and latch \"centertime:inst2\|timematrix\[5\]\[2\]~65\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|timematrix[5][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|timematrix\[2\]\[2\] centertime:inst2\|timematrix\[2\]\[2\]~_emulated centertime:inst2\|timematrix\[2\]\[2\]~69 " "Register \"centertime:inst2\|timematrix\[2\]\[2\]\" is converted into an equivalent circuit using register \"centertime:inst2\|timematrix\[2\]\[2\]~_emulated\" and latch \"centertime:inst2\|timematrix\[2\]\[2\]~69\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|timematrix[2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|timematrix\[3\]\[2\] centertime:inst2\|timematrix\[3\]\[2\]~_emulated centertime:inst2\|timematrix\[3\]\[2\]~73 " "Register \"centertime:inst2\|timematrix\[3\]\[2\]\" is converted into an equivalent circuit using register \"centertime:inst2\|timematrix\[3\]\[2\]~_emulated\" and latch \"centertime:inst2\|timematrix\[3\]\[2\]~73\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|timematrix[3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|datematrix\[3\]\[2\] centertime:inst2\|datematrix\[3\]\[2\]~_emulated centertime:inst2\|datematrix\[3\]\[2\]~61 " "Register \"centertime:inst2\|datematrix\[3\]\[2\]\" is converted into an equivalent circuit using register \"centertime:inst2\|datematrix\[3\]\[2\]~_emulated\" and latch \"centertime:inst2\|datematrix\[3\]\[2\]~61\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|datematrix[3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|datematrix\[2\]\[2\] centertime:inst2\|datematrix\[2\]\[2\]~_emulated centertime:inst2\|datematrix\[2\]\[2\]~65 " "Register \"centertime:inst2\|datematrix\[2\]\[2\]\" is converted into an equivalent circuit using register \"centertime:inst2\|datematrix\[2\]\[2\]~_emulated\" and latch \"centertime:inst2\|datematrix\[2\]\[2\]~65\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|datematrix[2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|datematrix\[4\]\[2\] centertime:inst2\|datematrix\[4\]\[2\]~_emulated centertime:inst2\|datematrix\[4\]\[2\]~69 " "Register \"centertime:inst2\|datematrix\[4\]\[2\]\" is converted into an equivalent circuit using register \"centertime:inst2\|datematrix\[4\]\[2\]~_emulated\" and latch \"centertime:inst2\|datematrix\[4\]\[2\]~69\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|datematrix[4][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|timematrix\[4\]\[2\] centertime:inst2\|timematrix\[4\]\[2\]~_emulated centertime:inst2\|timematrix\[4\]\[2\]~77 " "Register \"centertime:inst2\|timematrix\[4\]\[2\]\" is converted into an equivalent circuit using register \"centertime:inst2\|timematrix\[4\]\[2\]~_emulated\" and latch \"centertime:inst2\|timematrix\[4\]\[2\]~77\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|timematrix[4][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|datematrix\[1\]\[3\] centertime:inst2\|datematrix\[1\]\[3\]~_emulated centertime:inst2\|datematrix\[1\]\[3\]~73 " "Register \"centertime:inst2\|datematrix\[1\]\[3\]\" is converted into an equivalent circuit using register \"centertime:inst2\|datematrix\[1\]\[3\]~_emulated\" and latch \"centertime:inst2\|datematrix\[1\]\[3\]~73\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|datematrix[1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|datematrix\[0\]\[3\] centertime:inst2\|datematrix\[0\]\[3\]~_emulated centertime:inst2\|datematrix\[0\]\[3\]~77 " "Register \"centertime:inst2\|datematrix\[0\]\[3\]\" is converted into an equivalent circuit using register \"centertime:inst2\|datematrix\[0\]\[3\]~_emulated\" and latch \"centertime:inst2\|datematrix\[0\]\[3\]~77\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|datematrix[0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|timematrix\[5\]\[3\] centertime:inst2\|timematrix\[5\]\[3\]~_emulated centertime:inst2\|timematrix\[5\]\[3\]~81 " "Register \"centertime:inst2\|timematrix\[5\]\[3\]\" is converted into an equivalent circuit using register \"centertime:inst2\|timematrix\[5\]\[3\]~_emulated\" and latch \"centertime:inst2\|timematrix\[5\]\[3\]~81\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|timematrix[5][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|datematrix\[5\]\[3\] centertime:inst2\|datematrix\[5\]\[3\]~_emulated centertime:inst2\|datematrix\[5\]\[3\]~81 " "Register \"centertime:inst2\|datematrix\[5\]\[3\]\" is converted into an equivalent circuit using register \"centertime:inst2\|datematrix\[5\]\[3\]~_emulated\" and latch \"centertime:inst2\|datematrix\[5\]\[3\]~81\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|datematrix[5][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|timematrix\[2\]\[3\] centertime:inst2\|timematrix\[2\]\[3\]~_emulated centertime:inst2\|timematrix\[2\]\[3\]~85 " "Register \"centertime:inst2\|timematrix\[2\]\[3\]\" is converted into an equivalent circuit using register \"centertime:inst2\|timematrix\[2\]\[3\]~_emulated\" and latch \"centertime:inst2\|timematrix\[2\]\[3\]~85\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|timematrix[2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|timematrix\[3\]\[3\] centertime:inst2\|timematrix\[3\]\[3\]~_emulated centertime:inst2\|timematrix\[3\]\[3\]~89 " "Register \"centertime:inst2\|timematrix\[3\]\[3\]\" is converted into an equivalent circuit using register \"centertime:inst2\|timematrix\[3\]\[3\]~_emulated\" and latch \"centertime:inst2\|timematrix\[3\]\[3\]~89\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|timematrix[3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|datematrix\[3\]\[3\] centertime:inst2\|datematrix\[3\]\[3\]~_emulated centertime:inst2\|datematrix\[3\]\[3\]~85 " "Register \"centertime:inst2\|datematrix\[3\]\[3\]\" is converted into an equivalent circuit using register \"centertime:inst2\|datematrix\[3\]\[3\]~_emulated\" and latch \"centertime:inst2\|datematrix\[3\]\[3\]~85\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|datematrix[3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|datematrix\[2\]\[3\] centertime:inst2\|datematrix\[2\]\[3\]~_emulated centertime:inst2\|datematrix\[2\]\[3\]~89 " "Register \"centertime:inst2\|datematrix\[2\]\[3\]\" is converted into an equivalent circuit using register \"centertime:inst2\|datematrix\[2\]\[3\]~_emulated\" and latch \"centertime:inst2\|datematrix\[2\]\[3\]~89\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|datematrix[2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|datematrix\[4\]\[3\] centertime:inst2\|datematrix\[4\]\[3\]~_emulated centertime:inst2\|datematrix\[4\]\[3\]~93 " "Register \"centertime:inst2\|datematrix\[4\]\[3\]\" is converted into an equivalent circuit using register \"centertime:inst2\|datematrix\[4\]\[3\]~_emulated\" and latch \"centertime:inst2\|datematrix\[4\]\[3\]~93\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|datematrix[4][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "centertime:inst2\|timematrix\[4\]\[3\] centertime:inst2\|timematrix\[4\]\[3\]~_emulated centertime:inst2\|timematrix\[4\]\[3\]~93 " "Register \"centertime:inst2\|timematrix\[4\]\[3\]\" is converted into an equivalent circuit using register \"centertime:inst2\|timematrix\[4\]\[3\]~_emulated\" and latch \"centertime:inst2\|timematrix\[4\]\[3\]~93\"" {  } { { "centertime.vhd" "" { Text "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/centertime.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1442628686898 "|clock|centertime:inst2|timematrix[4][3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1442628686898 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "duan\[0\] VCC " "Pin \"duan\[0\]\" is stuck at VCC" {  } { { "clock.bdf" "" { Schematic "C:/Users/ALEX.DON.SCOFIELD/Desktop/clock/clock.bdf" { { 48 736 912 64 "duan\[0..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1442628687318 "|clock|duan[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1442628687318 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1442628688378 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442628688378 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1200 " "Implemented 1200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1442628688478 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1442628688478 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1170 " "Implemented 1170 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1442628688478 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1442628688478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442628688498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 19 10:11:28 2015 " "Processing ended: Sat Sep 19 10:11:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442628688498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442628688498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442628688498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442628688498 ""}
