Flow report for Q2_lyf
Wed Oct 08 01:32:25 2025
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------+
; Flow Summary                                                         ;
+---------------------------+------------------------------------------+
; Flow Status               ; Successful - Wed Oct 08 01:32:25 2025    ;
; Quartus II 64-Bit Version ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name             ; Q2_lyf                                   ;
; Top-level Entity Name     ; Q2_lyf                                   ;
; Family                    ; MAX II                                   ;
; Device                    ; EPM1270T144C5                            ;
; Timing Models             ; Final                                    ;
; Met timing requirements   ; No                                       ;
; Total logic elements      ; 613 / 1,270 ( 48 % )                     ;
; Total pins                ; 47 / 116 ( 41 % )                        ;
; Total virtual pins        ; 0                                        ;
; UFM blocks                ; 0 / 1 ( 0 % )                            ;
+---------------------------+------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/08/2025 01:32:20 ;
; Main task         ; Compilation         ;
; Revision Name     ; Q2_lyf              ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                            ;
+---------------------------------------+------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                       ; Value                                                ; Default Value ; Entity Name ; Section Id     ;
+---------------------------------------+------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                 ; 57562776996114.175985834010968                       ; --            ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP                ; 85                                                   ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP                ; 0                                                    ; --            ; --          ; --             ;
; MISC_FILE                             ; D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.dpf ; --            ; --          ; --             ;
; MISC_FILE                             ; C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.dpf ; --            ; --          ; --             ;
; POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR ; 3.3V                                                 ; --            ; --          ; --             ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS    ; Off                                                  ; --            ; --          ; eda_blast_fpga ;
+---------------------------------------+------------------------------------------------------+---------------+-------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:02     ; 1.0                     ; 4460 MB             ; 00:00:03                           ;
; Fitter                  ; 00:00:00     ; 1.0                     ; 4509 MB             ; 00:00:01                           ;
; Assembler               ; 00:00:00     ; 1.0                     ; 4364 MB             ; 00:00:00                           ;
; Classic Timing Analyzer ; 00:00:00     ; 1.0                     ; 4343 MB             ; 00:00:01                           ;
; Total                   ; 00:00:02     ; --                      ; --                  ; 00:00:05                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                          ;
+-------------------------+------------------+---------------+------------+----------------+
; Module Name             ; Machine Hostname ; OS Name       ; OS Version ; Processor type ;
+-------------------------+------------------+---------------+------------+----------------+
; Analysis & Synthesis    ; DESKTOP-TE1IVVG  ; Windows Vista ; 6.2        ; x86_64         ;
; Fitter                  ; DESKTOP-TE1IVVG  ; Windows Vista ; 6.2        ; x86_64         ;
; Assembler               ; DESKTOP-TE1IVVG  ; Windows Vista ; 6.2        ; x86_64         ;
; Classic Timing Analyzer ; DESKTOP-TE1IVVG  ; Windows Vista ; 6.2        ; x86_64         ;
+-------------------------+------------------+---------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Q2_lyf -c Q2_lyf
quartus_fit --read_settings_files=off --write_settings_files=off Q2_lyf -c Q2_lyf
quartus_asm --read_settings_files=off --write_settings_files=off Q2_lyf -c Q2_lyf
quartus_tan --read_settings_files=off --write_settings_files=off Q2_lyf -c Q2_lyf



