// Seed: 3306372601
module module_0 (
    output wire id_0,
    output tri0 id_1,
    output wor  id_2,
    output wire id_3
);
  logic [-1 : 1] id_5;
  logic id_6;
  ;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input tri id_2,
    input supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    output supply1 id_6,
    output supply0 id_7,
    input wor id_8,
    input uwire id_9,
    output uwire id_10,
    output wor id_11,
    input wor id_12,
    output uwire id_13,
    input uwire id_14,
    input uwire id_15
);
  wire [-1 : 1 'b0] id_17;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_13,
      id_5
  );
  wire id_18;
  wire id_19;
  wire [1 'd0 : -1] id_20;
endmodule
