Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 27 14:35:54 2023
| Host         : Desktop-Tyke running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         2           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-18  Warning           Missing input or output delay                                     2           
TIMING-20  Warning           Non-clocked latch                                                 152         
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1393)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2531)
5. checking no_input_delay (21)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1393)
---------------------------
 There are 590 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: small_dip_switches[3] (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: small_dip_switches[4] (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: small_dip_switches[5] (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: small_dip_switches[6] (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: small_dip_switches[7] (HIGH)

 There are 291 register/latch pins with no clock driven by root clock pin: clk2/pwm_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mode_sel/en3_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mode_sel/en4_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mode_sel/en5_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: model2/player/beat1/pwm_reg/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/studyer/beat1/pwm_reg/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/studyer/beat1/pwm_reg/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: model3_user3/studyer/studyer/beat1/pwm_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2531)
---------------------------------------------------
 There are 2531 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.897        0.000                      0                  798        0.113        0.000                      0                  778        3.000        0.000                       0                   389  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                ------------       ----------      --------------
nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_core                                  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_core                                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_core                                  {0.000 5.000}      10.000          100.000         
vga_display_inst/clk_gen_inst/inst/inclk0            {0.000 5.000}      10.000          100.000         
  c0_clk_gen                                         {0.000 20.000}     40.000          25.000          
  clkfbout_clk_gen                                   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_core                                        4.897        0.000                      0                  449        0.113        0.000                      0                  449        4.500        0.000                       0                   215  
  clk_out2_clk_core                                        5.782        0.000                      0                  218        0.121        0.000                      0                  218        4.500        0.000                       0                   138  
  clkfbout_clk_core                                                                                                                                                                                    7.845        0.000                       0                     3  
vga_display_inst/clk_gen_inst/inst/inclk0                                                                                                                                                              3.000        0.000                       0                     1  
  c0_clk_gen                                              34.584        0.000                      0                   36        0.242        0.000                      0                   36       19.500        0.000                       0                    28  
  clkfbout_clk_gen                                                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_core  clk_out1_clk_core        8.631        0.000                      0                   10                                                                        
clk_out1_clk_core  clk_out2_clk_core        7.376        0.000                      0                   11        0.242        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clk_core  clk_out1_clk_core        7.971        0.000                      0                   41        0.439        0.000                      0                   41  
**async_default**  clk_out2_clk_core  clk_out2_clk_core        7.767        0.000                      0                   33        0.442        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_out2_clk_core  clk_out1_clk_core  
(none)             clk_out1_clk_core  clk_out2_clk_core  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)             c0_clk_gen                            
(none)             clk_out1_clk_core                     
(none)             clk_out2_clk_core                     
(none)             clkfbout_clk_core                     
(none)             clkfbout_clk_gen                      
(none)                                c0_clk_gen         
(none)                                clk_out1_clk_core  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
  To Clock:  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        4.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/cmd_parse_i0/arg_sav_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.002ns (20.908%)  route 3.790ns (79.092%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 7.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.562    -2.407    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X38Y38         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.518    -1.889 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           1.368    -0.521    nolabel_line152/cmd_parse_i0/full
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.152    -0.369 r  nolabel_line152/cmd_parse_i0/send_char_val_i_1/O
                         net (fo=13, routed)          0.427     0.059    nolabel_line152/cmd_parse_i0/p_13_in
    SLICE_X33Y49         LUT5 (Prop_lut5_I3_O)        0.332     0.391 r  nolabel_line152/cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=29, routed)          1.995     2.386    nolabel_line152/cmd_parse_i0/E[0]
    SLICE_X51Y42         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.451     7.070    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X51Y42         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[20]/C
                         clock pessimism              0.492     7.562    
                         clock uncertainty           -0.074     7.488    
    SLICE_X51Y42         FDRE (Setup_fdre_C_CE)      -0.205     7.283    nolabel_line152/cmd_parse_i0/arg_sav_reg[20]
  -------------------------------------------------------------------
                         required time                          7.283    
                         arrival time                          -2.386    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/cmd_parse_i0/arg_sav_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.002ns (20.908%)  route 3.790ns (79.092%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 7.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.562    -2.407    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X38Y38         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.518    -1.889 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           1.368    -0.521    nolabel_line152/cmd_parse_i0/full
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.152    -0.369 r  nolabel_line152/cmd_parse_i0/send_char_val_i_1/O
                         net (fo=13, routed)          0.427     0.059    nolabel_line152/cmd_parse_i0/p_13_in
    SLICE_X33Y49         LUT5 (Prop_lut5_I3_O)        0.332     0.391 r  nolabel_line152/cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=29, routed)          1.995     2.386    nolabel_line152/cmd_parse_i0/E[0]
    SLICE_X51Y42         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.451     7.070    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X51Y42         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[21]/C
                         clock pessimism              0.492     7.562    
                         clock uncertainty           -0.074     7.488    
    SLICE_X51Y42         FDRE (Setup_fdre_C_CE)      -0.205     7.283    nolabel_line152/cmd_parse_i0/arg_sav_reg[21]
  -------------------------------------------------------------------
                         required time                          7.283    
                         arrival time                          -2.386    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/cmd_parse_i0/arg_sav_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.002ns (20.908%)  route 3.790ns (79.092%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 7.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.562    -2.407    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X38Y38         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.518    -1.889 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           1.368    -0.521    nolabel_line152/cmd_parse_i0/full
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.152    -0.369 r  nolabel_line152/cmd_parse_i0/send_char_val_i_1/O
                         net (fo=13, routed)          0.427     0.059    nolabel_line152/cmd_parse_i0/p_13_in
    SLICE_X33Y49         LUT5 (Prop_lut5_I3_O)        0.332     0.391 r  nolabel_line152/cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=29, routed)          1.995     2.386    nolabel_line152/cmd_parse_i0/E[0]
    SLICE_X51Y42         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.451     7.070    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X51Y42         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[25]/C
                         clock pessimism              0.492     7.562    
                         clock uncertainty           -0.074     7.488    
    SLICE_X51Y42         FDRE (Setup_fdre_C_CE)      -0.205     7.283    nolabel_line152/cmd_parse_i0/arg_sav_reg[25]
  -------------------------------------------------------------------
                         required time                          7.283    
                         arrival time                          -2.386    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/cmd_parse_i0/arg_sav_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.002ns (20.908%)  route 3.790ns (79.092%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 7.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.562    -2.407    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X38Y38         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.518    -1.889 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           1.368    -0.521    nolabel_line152/cmd_parse_i0/full
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.152    -0.369 r  nolabel_line152/cmd_parse_i0/send_char_val_i_1/O
                         net (fo=13, routed)          0.427     0.059    nolabel_line152/cmd_parse_i0/p_13_in
    SLICE_X33Y49         LUT5 (Prop_lut5_I3_O)        0.332     0.391 r  nolabel_line152/cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=29, routed)          1.995     2.386    nolabel_line152/cmd_parse_i0/E[0]
    SLICE_X51Y42         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.451     7.070    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X51Y42         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[27]/C
                         clock pessimism              0.492     7.562    
                         clock uncertainty           -0.074     7.488    
    SLICE_X51Y42         FDRE (Setup_fdre_C_CE)      -0.205     7.283    nolabel_line152/cmd_parse_i0/arg_sav_reg[27]
  -------------------------------------------------------------------
                         required time                          7.283    
                         arrival time                          -2.386    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/cmd_parse_i0/arg_sav_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 1.002ns (21.536%)  route 3.651ns (78.464%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 7.071 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.562    -2.407    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X38Y38         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.518    -1.889 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           1.368    -0.521    nolabel_line152/cmd_parse_i0/full
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.152    -0.369 r  nolabel_line152/cmd_parse_i0/send_char_val_i_1/O
                         net (fo=13, routed)          0.427     0.059    nolabel_line152/cmd_parse_i0/p_13_in
    SLICE_X33Y49         LUT5 (Prop_lut5_I3_O)        0.332     0.391 r  nolabel_line152/cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=29, routed)          1.855     2.246    nolabel_line152/cmd_parse_i0/E[0]
    SLICE_X51Y43         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.452     7.071    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X51Y43         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[24]/C
                         clock pessimism              0.492     7.563    
                         clock uncertainty           -0.074     7.489    
    SLICE_X51Y43         FDRE (Setup_fdre_C_CE)      -0.205     7.284    nolabel_line152/cmd_parse_i0/arg_sav_reg[24]
  -------------------------------------------------------------------
                         required time                          7.284    
                         arrival time                          -2.246    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/cmd_parse_i0/arg_sav_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 1.002ns (21.536%)  route 3.651ns (78.464%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 7.071 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.562    -2.407    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X38Y38         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.518    -1.889 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           1.368    -0.521    nolabel_line152/cmd_parse_i0/full
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.152    -0.369 r  nolabel_line152/cmd_parse_i0/send_char_val_i_1/O
                         net (fo=13, routed)          0.427     0.059    nolabel_line152/cmd_parse_i0/p_13_in
    SLICE_X33Y49         LUT5 (Prop_lut5_I3_O)        0.332     0.391 r  nolabel_line152/cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=29, routed)          1.855     2.246    nolabel_line152/cmd_parse_i0/E[0]
    SLICE_X51Y43         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.452     7.071    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X51Y43         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[26]/C
                         clock pessimism              0.492     7.563    
                         clock uncertainty           -0.074     7.489    
    SLICE_X51Y43         FDRE (Setup_fdre_C_CE)      -0.205     7.284    nolabel_line152/cmd_parse_i0/arg_sav_reg[26]
  -------------------------------------------------------------------
                         required time                          7.284    
                         arrival time                          -2.246    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/cmd_parse_i0/arg_sav_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 1.002ns (21.576%)  route 3.642ns (78.424%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 7.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.562    -2.407    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X38Y38         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.518    -1.889 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           1.368    -0.521    nolabel_line152/cmd_parse_i0/full
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.152    -0.369 r  nolabel_line152/cmd_parse_i0/send_char_val_i_1/O
                         net (fo=13, routed)          0.427     0.059    nolabel_line152/cmd_parse_i0/p_13_in
    SLICE_X33Y49         LUT5 (Prop_lut5_I3_O)        0.332     0.391 r  nolabel_line152/cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=29, routed)          1.846     2.237    nolabel_line152/cmd_parse_i0/E[0]
    SLICE_X51Y41         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.451     7.070    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X51Y41         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[10]/C
                         clock pessimism              0.492     7.562    
                         clock uncertainty           -0.074     7.488    
    SLICE_X51Y41         FDRE (Setup_fdre_C_CE)      -0.205     7.283    nolabel_line152/cmd_parse_i0/arg_sav_reg[10]
  -------------------------------------------------------------------
                         required time                          7.283    
                         arrival time                          -2.237    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/cmd_parse_i0/arg_sav_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 1.002ns (21.576%)  route 3.642ns (78.424%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 7.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.562    -2.407    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X38Y38         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.518    -1.889 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           1.368    -0.521    nolabel_line152/cmd_parse_i0/full
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.152    -0.369 r  nolabel_line152/cmd_parse_i0/send_char_val_i_1/O
                         net (fo=13, routed)          0.427     0.059    nolabel_line152/cmd_parse_i0/p_13_in
    SLICE_X33Y49         LUT5 (Prop_lut5_I3_O)        0.332     0.391 r  nolabel_line152/cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=29, routed)          1.846     2.237    nolabel_line152/cmd_parse_i0/E[0]
    SLICE_X51Y41         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.451     7.070    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X51Y41         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[17]/C
                         clock pessimism              0.492     7.562    
                         clock uncertainty           -0.074     7.488    
    SLICE_X51Y41         FDRE (Setup_fdre_C_CE)      -0.205     7.283    nolabel_line152/cmd_parse_i0/arg_sav_reg[17]
  -------------------------------------------------------------------
                         required time                          7.283    
                         arrival time                          -2.237    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/cmd_parse_i0/arg_sav_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 1.002ns (21.576%)  route 3.642ns (78.424%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 7.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.562    -2.407    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X38Y38         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.518    -1.889 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           1.368    -0.521    nolabel_line152/cmd_parse_i0/full
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.152    -0.369 r  nolabel_line152/cmd_parse_i0/send_char_val_i_1/O
                         net (fo=13, routed)          0.427     0.059    nolabel_line152/cmd_parse_i0/p_13_in
    SLICE_X33Y49         LUT5 (Prop_lut5_I3_O)        0.332     0.391 r  nolabel_line152/cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=29, routed)          1.846     2.237    nolabel_line152/cmd_parse_i0/E[0]
    SLICE_X51Y41         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.451     7.070    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X51Y41         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[22]/C
                         clock pessimism              0.492     7.562    
                         clock uncertainty           -0.074     7.488    
    SLICE_X51Y41         FDRE (Setup_fdre_C_CE)      -0.205     7.283    nolabel_line152/cmd_parse_i0/arg_sav_reg[22]
  -------------------------------------------------------------------
                         required time                          7.283    
                         arrival time                          -2.237    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/cmd_parse_i0/arg_sav_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 1.002ns (21.576%)  route 3.642ns (78.424%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 7.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.562    -2.407    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X38Y38         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.518    -1.889 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           1.368    -0.521    nolabel_line152/cmd_parse_i0/full
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.152    -0.369 r  nolabel_line152/cmd_parse_i0/send_char_val_i_1/O
                         net (fo=13, routed)          0.427     0.059    nolabel_line152/cmd_parse_i0/p_13_in
    SLICE_X33Y49         LUT5 (Prop_lut5_I3_O)        0.332     0.391 r  nolabel_line152/cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=29, routed)          1.846     2.237    nolabel_line152/cmd_parse_i0/E[0]
    SLICE_X51Y41         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.451     7.070    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X51Y41         FDRE                                         r  nolabel_line152/cmd_parse_i0/arg_sav_reg[23]/C
                         clock pessimism              0.492     7.562    
                         clock uncertainty           -0.074     7.488    
    SLICE_X51Y41         FDRE (Setup_fdre_C_CE)      -0.205     7.283    nolabel_line152/cmd_parse_i0/arg_sav_reg[23]
  -------------------------------------------------------------------
                         required time                          7.283    
                         arrival time                          -2.237    
  -------------------------------------------------------------------
                         slack                                  5.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.108%)  route 0.290ns (60.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.562    -0.846    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X31Y50         FDRE                                         r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/Q
                         net (fo=13, routed)          0.290    -0.415    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[2]
    SLICE_X33Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.370 r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.370    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data[2]_i_1_n_1
    SLICE_X33Y47         FDRE                                         r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.833    -1.270    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X33Y47         FDRE                                         r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
                         clock pessimism              0.695    -0.575    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.092    -0.483    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.863%)  route 0.293ns (61.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.562    -0.846    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X31Y50         FDRE                                         r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/Q
                         net (fo=13, routed)          0.293    -0.412    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[2]
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.045    -0.367 r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.367    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_1_n_1
    SLICE_X33Y47         FDRE                                         r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.833    -1.270    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X33Y47         FDRE                                         r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/C
                         clock pessimism              0.695    -0.575    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.092    -0.483    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.650    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X45Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.426    -0.847    
    SLICE_X45Y37         FDRE (Hold_fdre_C_D)         0.076    -0.771    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.559    -0.849    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X43Y36         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.652    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X43Y36         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.828    -1.275    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X43Y36         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.426    -0.849    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.075    -0.774    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.774    
                         arrival time                          -0.652    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X39Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.650    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X39Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X39Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism              0.426    -0.847    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.075    -0.772    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y38         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDPE (Prop_fdpe_C_Q)         0.141    -0.706 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.650    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X37Y38         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y38         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism              0.426    -0.847    
    SLICE_X37Y38         FDPE (Hold_fdpe_C_D)         0.075    -0.772    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.650    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X45Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.426    -0.847    
    SLICE_X45Y37         FDRE (Hold_fdre_C_D)         0.075    -0.772    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.650    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X45Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.426    -0.847    
    SLICE_X45Y37         FDRE (Hold_fdre_C_D)         0.071    -0.776    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.776    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.562    -0.846    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.058    -0.647    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X44Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.832    -1.271    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.425    -0.846    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.071    -0.775    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.775    
                         arrival time                          -0.647    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.755%)  route 0.307ns (62.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.562    -0.846    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X31Y50         FDRE                                         r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/Q
                         net (fo=13, routed)          0.307    -0.398    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[2]
    SLICE_X31Y47         LUT6 (Prop_lut6_I2_O)        0.045    -0.353 r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data[4]_i_1_n_1
    SLICE_X31Y47         FDRE                                         r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.833    -1.270    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X31Y47         FDRE                                         r  nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
                         clock pessimism              0.695    -0.575    
    SLICE_X31Y47         FDRE (Hold_fdre_C_D)         0.092    -0.483    nolabel_line152/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y37     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y37     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y36     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y37     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y38     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y38     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y40     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y37     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y37     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y37     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y37     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y36     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y36     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y37     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y37     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y38     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y38     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y37     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y37     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y37     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y37     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y36     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y36     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y37     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y37     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y38     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y38     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        5.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.730ns (20.132%)  route 2.896ns (79.868%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565    -2.404    nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/clk_out2
    SLICE_X32Y45         FDRE                                         r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/Q
                         net (fo=10, routed)          1.337    -0.611    nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en
    SLICE_X38Y41         LUT2 (Prop_lut2_I0_O)        0.124    -0.487 r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/char_fifo_i0_i_10/O
                         net (fo=10, routed)          1.044     0.558    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X44Y41         LUT4 (Prop_lut4_I1_O)        0.150     0.708 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.514     1.222    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X44Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446     7.065    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.420     7.485    
                         clock uncertainty           -0.074     7.411    
    SLICE_X44Y39         FDCE (Setup_fdce_C_CE)      -0.407     7.004    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          7.004    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                  5.782    

Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.730ns (20.132%)  route 2.896ns (79.868%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565    -2.404    nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/clk_out2
    SLICE_X32Y45         FDRE                                         r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/Q
                         net (fo=10, routed)          1.337    -0.611    nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en
    SLICE_X38Y41         LUT2 (Prop_lut2_I0_O)        0.124    -0.487 r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/char_fifo_i0_i_10/O
                         net (fo=10, routed)          1.044     0.558    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X44Y41         LUT4 (Prop_lut4_I1_O)        0.150     0.708 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.514     1.222    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X44Y39         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446     7.065    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y39         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.420     7.485    
                         clock uncertainty           -0.074     7.411    
    SLICE_X44Y39         FDPE (Setup_fdpe_C_CE)      -0.407     7.004    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.004    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                  5.782    

Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.730ns (20.132%)  route 2.896ns (79.868%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565    -2.404    nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/clk_out2
    SLICE_X32Y45         FDRE                                         r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/Q
                         net (fo=10, routed)          1.337    -0.611    nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en
    SLICE_X38Y41         LUT2 (Prop_lut2_I0_O)        0.124    -0.487 r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/char_fifo_i0_i_10/O
                         net (fo=10, routed)          1.044     0.558    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X44Y41         LUT4 (Prop_lut4_I1_O)        0.150     0.708 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.514     1.222    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X44Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446     7.065    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.420     7.485    
                         clock uncertainty           -0.074     7.411    
    SLICE_X44Y39         FDCE (Setup_fdce_C_CE)      -0.407     7.004    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.004    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                  5.782    

Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.730ns (20.132%)  route 2.896ns (79.868%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565    -2.404    nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/clk_out2
    SLICE_X32Y45         FDRE                                         r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/Q
                         net (fo=10, routed)          1.337    -0.611    nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en
    SLICE_X38Y41         LUT2 (Prop_lut2_I0_O)        0.124    -0.487 r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/char_fifo_i0_i_10/O
                         net (fo=10, routed)          1.044     0.558    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X44Y41         LUT4 (Prop_lut4_I1_O)        0.150     0.708 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.514     1.222    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X44Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446     7.065    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.420     7.485    
                         clock uncertainty           -0.074     7.411    
    SLICE_X44Y39         FDCE (Setup_fdce_C_CE)      -0.407     7.004    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.004    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                  5.782    

Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.730ns (20.132%)  route 2.896ns (79.868%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565    -2.404    nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/clk_out2
    SLICE_X32Y45         FDRE                                         r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/Q
                         net (fo=10, routed)          1.337    -0.611    nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en
    SLICE_X38Y41         LUT2 (Prop_lut2_I0_O)        0.124    -0.487 r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/char_fifo_i0_i_10/O
                         net (fo=10, routed)          1.044     0.558    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X44Y41         LUT4 (Prop_lut4_I1_O)        0.150     0.708 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.514     1.222    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X44Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446     7.065    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.420     7.485    
                         clock uncertainty           -0.074     7.411    
    SLICE_X44Y39         FDCE (Setup_fdce_C_CE)      -0.407     7.004    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.004    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                  5.782    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.730ns (20.092%)  route 2.903ns (79.908%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565    -2.404    nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/clk_out2
    SLICE_X32Y45         FDRE                                         r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/Q
                         net (fo=10, routed)          1.337    -0.611    nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en
    SLICE_X38Y41         LUT2 (Prop_lut2_I0_O)        0.124    -0.487 r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/char_fifo_i0_i_10/O
                         net (fo=10, routed)          1.044     0.558    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X44Y41         LUT4 (Prop_lut4_I1_O)        0.150     0.708 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.522     1.229    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X46Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446     7.065    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X46Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.420     7.485    
                         clock uncertainty           -0.074     7.411    
    SLICE_X46Y39         FDCE (Setup_fdce_C_CE)      -0.371     7.040    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.040    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.730ns (20.092%)  route 2.903ns (79.908%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565    -2.404    nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/clk_out2
    SLICE_X32Y45         FDRE                                         r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/Q
                         net (fo=10, routed)          1.337    -0.611    nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en
    SLICE_X38Y41         LUT2 (Prop_lut2_I0_O)        0.124    -0.487 r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/char_fifo_i0_i_10/O
                         net (fo=10, routed)          1.044     0.558    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X44Y41         LUT4 (Prop_lut4_I1_O)        0.150     0.708 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.522     1.229    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X46Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446     7.065    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X46Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.420     7.485    
                         clock uncertainty           -0.074     7.411    
    SLICE_X46Y39         FDCE (Setup_fdce_C_CE)      -0.371     7.040    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.040    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.730ns (20.092%)  route 2.903ns (79.908%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565    -2.404    nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/clk_out2
    SLICE_X32Y45         FDRE                                         r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/Q
                         net (fo=10, routed)          1.337    -0.611    nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en
    SLICE_X38Y41         LUT2 (Prop_lut2_I0_O)        0.124    -0.487 r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/char_fifo_i0_i_10/O
                         net (fo=10, routed)          1.044     0.558    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X44Y41         LUT4 (Prop_lut4_I1_O)        0.150     0.708 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.522     1.229    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X46Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446     7.065    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X46Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.420     7.485    
                         clock uncertainty           -0.074     7.411    
    SLICE_X46Y39         FDCE (Setup_fdce_C_CE)      -0.371     7.040    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.040    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.730ns (20.092%)  route 2.903ns (79.908%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565    -2.404    nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/clk_out2
    SLICE_X32Y45         FDRE                                         r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/Q
                         net (fo=10, routed)          1.337    -0.611    nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en
    SLICE_X38Y41         LUT2 (Prop_lut2_I0_O)        0.124    -0.487 r  nolabel_line152/uart_tx_i0/uart_baud_gen_tx_i0/char_fifo_i0_i_10/O
                         net (fo=10, routed)          1.044     0.558    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X44Y41         LUT4 (Prop_lut4_I1_O)        0.150     0.708 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.522     1.229    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X46Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446     7.065    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X46Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.420     7.485    
                         clock uncertainty           -0.074     7.411    
    SLICE_X46Y39         FDCE (Setup_fdce_C_CE)      -0.371     7.040    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.040    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 1.796ns (44.955%)  route 2.199ns (55.045%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565    -2.404    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X46Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.518    -1.886 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=4, routed)           1.091    -0.795    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X46Y41         LUT4 (Prop_lut4_I0_O)        0.124    -0.671 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[1].gms.ms_i_1__1/O
                         net (fo=1, routed)           0.000    -0.671    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1_reg[1]
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.138 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.138    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet_3
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.116 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.581     0.697    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/comp0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.367     1.064 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.527     1.591    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0_n_0
    SLICE_X43Y41         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446     7.065    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X43Y41         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.492     7.557    
                         clock uncertainty           -0.074     7.483    
    SLICE_X43Y41         FDPE (Setup_fdpe_C_D)       -0.058     7.425    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          7.425    
                         arrival time                          -1.591    
  -------------------------------------------------------------------
                         slack                                  5.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.562    -0.846    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.649    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X47Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832    -1.271    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.425    -0.846    
    SLICE_X47Y38         FDRE (Hold_fdre_C_D)         0.076    -0.770    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.562    -0.846    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.649    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X47Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832    -1.271    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.425    -0.846    
    SLICE_X47Y38         FDRE (Hold_fdre_C_D)         0.075    -0.771    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.564    -0.844    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.647    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X49Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.834    -1.269    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.425    -0.844    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.075    -0.769    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                          -0.647    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.562    -0.846    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.649    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X47Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832    -1.271    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.425    -0.846    
    SLICE_X47Y39         FDRE (Hold_fdre_C_D)         0.075    -0.771    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.561    -0.847    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X37Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.650    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X37Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.830    -1.273    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X37Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism              0.426    -0.847    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.075    -0.772    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.561    -0.847    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.650    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X47Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.830    -1.273    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.426    -0.847    
    SLICE_X47Y37         FDRE (Hold_fdre_C_D)         0.075    -0.772    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.562    -0.846    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.649    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X47Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832    -1.271    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.425    -0.846    
    SLICE_X47Y38         FDRE (Hold_fdre_C_D)         0.071    -0.775    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.775    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.564    -0.844    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.647    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X49Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.834    -1.269    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.425    -0.844    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.071    -0.773    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.773    
                         arrival time                          -0.647    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.562    -0.846    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.649    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X47Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832    -1.271    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.425    -0.846    
    SLICE_X47Y39         FDRE (Hold_fdre_C_D)         0.071    -0.775    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.775    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 nolabel_line152/uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/lb_ctl_i0/txd_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.209ns (41.967%)  route 0.289ns (58.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.562    -0.846    nolabel_line152/uart_tx_i0/uart_tx_ctl_i0/clk_out2
    SLICE_X38Y42         FDRE                                         r  nolabel_line152/uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  nolabel_line152/uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg/Q
                         net (fo=2, routed)           0.289    -0.393    nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0/txd_tx
    SLICE_X35Y43         LUT3 (Prop_lut3_I2_O)        0.045    -0.348 r  nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0/txd_o_i_1/O
                         net (fo=1, routed)           0.000    -0.348    nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0_n_1
    SLICE_X35Y43         FDRE                                         r  nolabel_line152/lb_ctl_i0/txd_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.831    -1.272    nolabel_line152/lb_ctl_i0/clk_out2
    SLICE_X35Y43         FDRE                                         r  nolabel_line152/lb_ctl_i0/txd_o_reg/C
                         clock pessimism              0.690    -0.582    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.091    -0.491    nolabel_line152/lb_ctl_i0/txd_o_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y39     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y39     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y39     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y39     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y39     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y39     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y40     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y39     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y39     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y39     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y39     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y39     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y39     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y39     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y39     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y39     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y39     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y39     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y39     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y39     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y39     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y39     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y39     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y39     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y39     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y39     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y39     nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_core
  To Clock:  clkfbout_clk_core

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y10   nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vga_display_inst/clk_gen_inst/inst/inclk0
  To Clock:  vga_display_inst/clk_gen_inst/inst/inclk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_display_inst/clk_gen_inst/inst/inclk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_display_inst/clk_gen_inst/inst/inclk0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  c0_clk_gen
  To Clock:  c0_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       34.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.584ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.731ns (32.247%)  route 3.637ns (67.753%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.779ns = ( 37.221 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.610    -2.242    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y79         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDCE (Prop_fdce_C_Q)         0.478    -1.764 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           1.034    -0.730    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[2]
    SLICE_X60Y78         LUT4 (Prop_lut4_I0_O)        0.317    -0.413 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.452     0.039    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_1
    SLICE_X60Y78         LUT4 (Prop_lut4_I3_O)        0.357     0.396 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=12, routed)          0.658     1.054    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3_n_1
    SLICE_X58Y76         LUT3 (Prop_lut3_I2_O)        0.331     1.385 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_4/O
                         net (fo=2, routed)           0.680     2.066    vga_display_inst/vga_ctrl_inst/pix_data[3]_i_4_n_1
    SLICE_X58Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.190 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_5/O
                         net (fo=1, routed)           0.812     3.002    vga_display_inst/vga_ctrl_inst/pix_data[1]_i_5_n_1
    SLICE_X60Y76         LUT5 (Prop_lut5_I4_O)        0.124     3.126 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000     3.126    vga_display_inst/vga_pic_inst/D[0]
    SLICE_X60Y76         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.490    37.221    vga_display_inst/vga_pic_inst/CLK
    SLICE_X60Y76         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C
                         clock pessimism              0.510    37.731    
                         clock uncertainty           -0.098    37.634    
    SLICE_X60Y76         FDCE (Setup_fdce_C_D)        0.077    37.711    vga_display_inst/vga_pic_inst/pix_data_reg[1]
  -------------------------------------------------------------------
                         required time                         37.711    
                         arrival time                          -3.126    
  -------------------------------------------------------------------
                         slack                                 34.584    

Slack (MET) :             34.815ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 1.250ns (24.540%)  route 3.844ns (75.460%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.778ns = ( 37.222 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.609    -2.243    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y78         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDCE (Prop_fdce_C_Q)         0.518    -1.725 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/Q
                         net (fo=5, routed)           0.881    -0.844    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[3]
    SLICE_X60Y78         LUT6 (Prop_lut6_I2_O)        0.124    -0.720 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_3/O
                         net (fo=15, routed)          1.247     0.527    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_3_n_1
    SLICE_X58Y76         LUT2 (Prop_lut2_I0_O)        0.152     0.679 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_8/O
                         net (fo=2, routed)           0.927     1.606    vga_display_inst/vga_ctrl_inst/pix_data[9]_i_8_n_1
    SLICE_X58Y77         LUT6 (Prop_lut6_I3_O)        0.332     1.938 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_2/O
                         net (fo=1, routed)           0.789     2.727    vga_display_inst/vga_ctrl_inst/pix_data[9]_i_2_n_1
    SLICE_X61Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.851 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000     2.851    vga_display_inst/vga_pic_inst/D[4]
    SLICE_X61Y77         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.491    37.222    vga_display_inst/vga_pic_inst/CLK
    SLICE_X61Y77         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C
                         clock pessimism              0.510    37.732    
                         clock uncertainty           -0.098    37.635    
    SLICE_X61Y77         FDCE (Setup_fdce_C_D)        0.031    37.666    vga_display_inst/vga_pic_inst/pix_data_reg[9]
  -------------------------------------------------------------------
                         required time                         37.666    
                         arrival time                          -2.851    
  -------------------------------------------------------------------
                         slack                                 34.815    

Slack (MET) :             34.996ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 1.607ns (32.709%)  route 3.306ns (67.291%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.776ns = ( 37.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.610    -2.242    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y79         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDCE (Prop_fdce_C_Q)         0.478    -1.764 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           1.034    -0.730    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[2]
    SLICE_X60Y78         LUT4 (Prop_lut4_I0_O)        0.317    -0.413 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.452     0.039    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_1
    SLICE_X60Y78         LUT4 (Prop_lut4_I3_O)        0.357     0.396 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=12, routed)          1.014     1.410    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3_n_1
    SLICE_X60Y77         LUT6 (Prop_lut6_I3_O)        0.331     1.741 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_2/O
                         net (fo=1, routed)           0.806     2.547    vga_display_inst/vga_ctrl_inst/pix_data[5]_i_2_n_1
    SLICE_X61Y78         LUT6 (Prop_lut6_I0_O)        0.124     2.671 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_1/O
                         net (fo=1, routed)           0.000     2.671    vga_display_inst/vga_pic_inst/D[2]
    SLICE_X61Y78         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.493    37.224    vga_display_inst/vga_pic_inst/CLK
    SLICE_X61Y78         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C
                         clock pessimism              0.510    37.734    
                         clock uncertainty           -0.098    37.637    
    SLICE_X61Y78         FDCE (Setup_fdce_C_D)        0.031    37.668    vga_display_inst/vga_pic_inst/pix_data_reg[5]
  -------------------------------------------------------------------
                         required time                         37.668    
                         arrival time                          -2.671    
  -------------------------------------------------------------------
                         slack                                 34.996    

Slack (MET) :             35.213ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 1.397ns (29.805%)  route 3.290ns (70.195%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns = ( 37.229 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.610    -2.242    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y79         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDCE (Prop_fdce_C_Q)         0.478    -1.764 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           0.853    -0.911    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[2]
    SLICE_X60Y78         LUT5 (Prop_lut5_I3_O)        0.323    -0.588 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           0.706     0.119    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_1
    SLICE_X62Y79         LUT6 (Prop_lut6_I1_O)        0.348     0.467 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.810     1.276    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_1
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.124     1.400 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           0.921     2.321    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_1
    SLICE_X62Y82         LUT6 (Prop_lut6_I1_O)        0.124     2.445 r  vga_display_inst/vga_ctrl_inst/cnt_v[0]_i_1/O
                         net (fo=1, routed)           0.000     2.445    vga_display_inst/vga_ctrl_inst/p_0_in[0]
    SLICE_X62Y82         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.498    37.229    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y82         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                         clock pessimism              0.496    37.725    
                         clock uncertainty           -0.098    37.628    
    SLICE_X62Y82         FDCE (Setup_fdce_C_D)        0.031    37.659    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                         37.659    
                         arrival time                          -2.445    
  -------------------------------------------------------------------
                         slack                                 35.213    

Slack (MET) :             35.218ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 1.397ns (29.831%)  route 3.286ns (70.169%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.770ns = ( 37.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.610    -2.242    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y79         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDCE (Prop_fdce_C_Q)         0.478    -1.764 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           0.853    -0.911    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[2]
    SLICE_X60Y78         LUT5 (Prop_lut5_I3_O)        0.323    -0.588 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           0.706     0.119    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_1
    SLICE_X62Y79         LUT6 (Prop_lut6_I1_O)        0.348     0.467 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.810     1.276    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_1
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.124     1.400 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           0.917     2.317    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_1
    SLICE_X62Y83         LUT6 (Prop_lut6_I2_O)        0.124     2.441 r  vga_display_inst/vga_ctrl_inst/cnt_v[3]_i_1/O
                         net (fo=1, routed)           0.000     2.441    vga_display_inst/vga_ctrl_inst/p_0_in[3]
    SLICE_X62Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.499    37.230    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
                         clock pessimism              0.496    37.726    
                         clock uncertainty           -0.098    37.629    
    SLICE_X62Y83         FDCE (Setup_fdce_C_D)        0.031    37.660    vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                         37.660    
                         arrival time                          -2.441    
  -------------------------------------------------------------------
                         slack                                 35.218    

Slack (MET) :             35.220ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.397ns (29.856%)  route 3.282ns (70.144%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.770ns = ( 37.230 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.610    -2.242    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y79         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDCE (Prop_fdce_C_Q)         0.478    -1.764 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           0.853    -0.911    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[2]
    SLICE_X60Y78         LUT5 (Prop_lut5_I3_O)        0.323    -0.588 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           0.706     0.119    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_1
    SLICE_X62Y79         LUT6 (Prop_lut6_I1_O)        0.348     0.467 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.810     1.276    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_1
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.124     1.400 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           0.913     2.313    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_1
    SLICE_X62Y83         LUT6 (Prop_lut6_I2_O)        0.124     2.437 r  vga_display_inst/vga_ctrl_inst/cnt_v[2]_i_1/O
                         net (fo=1, routed)           0.000     2.437    vga_display_inst/vga_ctrl_inst/p_0_in[2]
    SLICE_X62Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.499    37.230    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                         clock pessimism              0.496    37.726    
                         clock uncertainty           -0.098    37.629    
    SLICE_X62Y83         FDCE (Setup_fdce_C_D)        0.029    37.658    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                         37.658    
                         arrival time                          -2.437    
  -------------------------------------------------------------------
                         slack                                 35.220    

Slack (MET) :             35.251ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 1.607ns (34.148%)  route 3.099ns (65.852%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.778ns = ( 37.222 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.610    -2.242    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y79         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDCE (Prop_fdce_C_Q)         0.478    -1.764 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           1.034    -0.730    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[2]
    SLICE_X60Y78         LUT4 (Prop_lut4_I0_O)        0.317    -0.413 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.452     0.039    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_1
    SLICE_X60Y78         LUT4 (Prop_lut4_I3_O)        0.357     0.396 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=12, routed)          0.658     1.054    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3_n_1
    SLICE_X58Y76         LUT3 (Prop_lut3_I2_O)        0.331     1.385 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_4/O
                         net (fo=2, routed)           0.955     2.340    vga_display_inst/vga_ctrl_inst/pix_data[3]_i_4_n_1
    SLICE_X60Y77         LUT5 (Prop_lut5_I2_O)        0.124     2.464 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_1/O
                         net (fo=1, routed)           0.000     2.464    vga_display_inst/vga_pic_inst/D[1]
    SLICE_X60Y77         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.491    37.222    vga_display_inst/vga_pic_inst/CLK
    SLICE_X60Y77         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
                         clock pessimism              0.510    37.732    
                         clock uncertainty           -0.098    37.635    
    SLICE_X60Y77         FDCE (Setup_fdce_C_D)        0.081    37.716    vga_display_inst/vga_pic_inst/pix_data_reg[3]
  -------------------------------------------------------------------
                         required time                         37.716    
                         arrival time                          -2.464    
  -------------------------------------------------------------------
                         slack                                 35.251    

Slack (MET) :             35.275ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.927ns (41.191%)  route 2.751ns (58.809%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.778ns = ( 37.222 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.610    -2.242    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y79         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDCE (Prop_fdce_C_Q)         0.478    -1.764 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           1.034    -0.730    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[2]
    SLICE_X60Y78         LUT4 (Prop_lut4_I0_O)        0.317    -0.413 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.452     0.039    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_1
    SLICE_X60Y78         LUT4 (Prop_lut4_I3_O)        0.357     0.396 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=12, routed)          0.658     1.054    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3_n_1
    SLICE_X58Y76         LUT4 (Prop_lut4_I3_O)        0.325     1.379 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_3/O
                         net (fo=2, routed)           0.309     1.688    vga_display_inst/vga_ctrl_inst/pix_data[9]_i_3_n_1
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.326     2.014 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5/O
                         net (fo=1, routed)           0.298     2.312    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5_n_1
    SLICE_X60Y77         LUT6 (Prop_lut6_I5_O)        0.124     2.436 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000     2.436    vga_display_inst/vga_pic_inst/D[5]
    SLICE_X60Y77         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.491    37.222    vga_display_inst/vga_pic_inst/CLK
    SLICE_X60Y77         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
                         clock pessimism              0.510    37.732    
                         clock uncertainty           -0.098    37.635    
    SLICE_X60Y77         FDCE (Setup_fdce_C_D)        0.077    37.712    vga_display_inst/vga_pic_inst/pix_data_reg[11]
  -------------------------------------------------------------------
                         required time                         37.712    
                         arrival time                          -2.436    
  -------------------------------------------------------------------
                         slack                                 35.275    

Slack (MET) :             35.484ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.397ns (31.647%)  route 3.017ns (68.353%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.773ns = ( 37.227 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.610    -2.242    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y79         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDCE (Prop_fdce_C_Q)         0.478    -1.764 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           0.853    -0.911    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[2]
    SLICE_X60Y78         LUT5 (Prop_lut5_I3_O)        0.323    -0.588 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           0.706     0.119    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_1
    SLICE_X62Y79         LUT6 (Prop_lut6_I1_O)        0.348     0.467 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.810     1.276    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_1
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.124     1.400 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           0.648     2.048    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_1
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.124     2.172 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_2/O
                         net (fo=1, routed)           0.000     2.172    vga_display_inst/vga_ctrl_inst/p_0_in[9]
    SLICE_X62Y81         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    37.227    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y81         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                         clock pessimism              0.496    37.723    
                         clock uncertainty           -0.098    37.626    
    SLICE_X62Y81         FDCE (Setup_fdce_C_D)        0.031    37.657    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                         37.657    
                         arrival time                          -2.172    
  -------------------------------------------------------------------
                         slack                                 35.484    

Slack (MET) :             35.530ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.607ns (36.724%)  route 2.769ns (63.276%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.778ns = ( 37.222 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.610    -2.242    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y79         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDCE (Prop_fdce_C_Q)         0.478    -1.764 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           1.034    -0.730    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[2]
    SLICE_X60Y78         LUT4 (Prop_lut4_I0_O)        0.317    -0.413 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.452     0.039    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_1
    SLICE_X60Y78         LUT4 (Prop_lut4_I3_O)        0.357     0.396 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=12, routed)          0.698     1.094    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3_n_1
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.331     1.425 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2/O
                         net (fo=1, routed)           0.585     2.010    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2_n_1
    SLICE_X58Y77         LUT5 (Prop_lut5_I0_O)        0.124     2.134 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_1/O
                         net (fo=1, routed)           0.000     2.134    vga_display_inst/vga_pic_inst/D[3]
    SLICE_X58Y77         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.491    37.222    vga_display_inst/vga_pic_inst/CLK
    SLICE_X58Y77         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
                         clock pessimism              0.510    37.732    
                         clock uncertainty           -0.098    37.635    
    SLICE_X58Y77         FDCE (Setup_fdce_C_D)        0.029    37.664    vga_display_inst/vga_pic_inst/pix_data_reg[7]
  -------------------------------------------------------------------
                         required time                         37.664    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                 35.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.678%)  route 0.161ns (46.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.208ns
    Source Clock Delay      (SCD):    -0.786ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.786    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.645 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           0.161    -0.484    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X62Y82         LUT6 (Prop_lut6_I2_O)        0.045    -0.439 r  vga_display_inst/vga_ctrl_inst/cnt_v[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.439    vga_display_inst/vga_ctrl_inst/p_0_in[5]
    SLICE_X62Y82         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.854    -1.208    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y82         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                         clock pessimism              0.435    -0.773    
    SLICE_X62Y82         FDCE (Hold_fdce_C_D)         0.092    -0.681    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.265%)  route 0.169ns (44.735%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.214ns
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.581    -0.791    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y79         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDCE (Prop_fdce_C_Q)         0.164    -0.627 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           0.169    -0.458    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[1]
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.045    -0.413 r  vga_display_inst/vga_ctrl_inst/cnt_h[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.413    vga_display_inst/vga_ctrl_inst/cnt_h[3]
    SLICE_X60Y78         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.848    -1.214    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y78         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
                         clock pessimism              0.436    -0.778    
    SLICE_X60Y78         FDCE (Hold_fdce_C_D)         0.120    -0.658    vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.687%)  route 0.173ns (45.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.214ns
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.581    -0.791    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y79         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDCE (Prop_fdce_C_Q)         0.164    -0.627 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           0.173    -0.454    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[1]
    SLICE_X60Y78         LUT5 (Prop_lut5_I1_O)        0.045    -0.409 r  vga_display_inst/vga_ctrl_inst/cnt_h[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.409    vga_display_inst/vga_ctrl_inst/cnt_h[4]
    SLICE_X60Y78         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.848    -1.214    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y78         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
                         clock pessimism              0.436    -0.778    
    SLICE_X60Y78         FDCE (Hold_fdce_C_D)         0.121    -0.657    vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.596%)  route 0.155ns (45.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.583    -0.789    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y80         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.648 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/Q
                         net (fo=6, routed)           0.155    -0.493    vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.045    -0.448 r  vga_display_inst/vga_ctrl_inst/cnt_v[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.448    vga_display_inst/vga_ctrl_inst/p_0_in[8]
    SLICE_X62Y80         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.851    -1.210    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y80         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/C
                         clock pessimism              0.421    -0.789    
    SLICE_X62Y80         FDCE (Hold_fdce_C_D)         0.092    -0.697    vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.418%)  route 0.176ns (48.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.208ns
    Source Clock Delay      (SCD):    -0.786ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.786    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.645 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/Q
                         net (fo=9, routed)           0.176    -0.469    vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]
    SLICE_X62Y82         LUT6 (Prop_lut6_I2_O)        0.045    -0.424 r  vga_display_inst/vga_ctrl_inst/cnt_v[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.424    vga_display_inst/vga_ctrl_inst/p_0_in[0]
    SLICE_X62Y82         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.854    -1.208    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y82         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                         clock pessimism              0.435    -0.773    
    SLICE_X62Y82         FDCE (Hold_fdce_C_D)         0.092    -0.681    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.214ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.580    -0.792    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X59Y78         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.651 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=8, routed)           0.168    -0.483    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[0]
    SLICE_X59Y78         LUT1 (Prop_lut1_I0_O)        0.045    -0.438 r  vga_display_inst/vga_ctrl_inst/cnt_h[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.438    vga_display_inst/vga_ctrl_inst/cnt_h[0]
    SLICE_X59Y78         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.848    -1.214    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X59Y78         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                         clock pessimism              0.422    -0.792    
    SLICE_X59Y78         FDCE (Hold_fdce_C_D)         0.091    -0.701    vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]
  -------------------------------------------------------------------
                         required time                          0.701    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.567%)  route 0.196ns (48.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.213ns
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.581    -0.791    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y79         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDCE (Prop_fdce_C_Q)         0.164    -0.627 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/Q
                         net (fo=21, routed)          0.196    -0.431    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[9]
    SLICE_X60Y79         LUT6 (Prop_lut6_I5_O)        0.045    -0.386 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.386    vga_display_inst/vga_ctrl_inst/cnt_h[9]
    SLICE_X60Y79         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.849    -1.213    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y79         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
                         clock pessimism              0.422    -0.791    
    SLICE_X60Y79         FDCE (Hold_fdce_C_D)         0.121    -0.670    vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.236%)  route 0.208ns (52.764%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.208ns
    Source Clock Delay      (SCD):    -0.786ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.786    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.645 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           0.208    -0.437    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X62Y82         LUT5 (Prop_lut5_I2_O)        0.045    -0.392 r  vga_display_inst/vga_ctrl_inst/cnt_v[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.392    vga_display_inst/vga_ctrl_inst/p_0_in[4]
    SLICE_X62Y82         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.854    -1.208    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y82         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
                         clock pessimism              0.435    -0.773    
    SLICE_X62Y82         FDCE (Hold_fdce_C_D)         0.091    -0.682    vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.557%)  route 0.197ns (51.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.786ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.786    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.645 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           0.197    -0.448    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.045    -0.403 r  vga_display_inst/vga_ctrl_inst/cnt_v[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.403    vga_display_inst/vga_ctrl_inst/p_0_in[3]
    SLICE_X62Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -1.207    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
                         clock pessimism              0.421    -0.786    
    SLICE_X62Y83         FDCE (Hold_fdce_C_D)         0.092    -0.694    vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.099%)  route 0.246ns (56.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.213ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.580    -0.792    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y78         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.651 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/Q
                         net (fo=27, routed)          0.246    -0.405    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[7]
    SLICE_X60Y79         LUT6 (Prop_lut6_I2_O)        0.045    -0.360 r  vga_display_inst/vga_ctrl_inst/cnt_h[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    vga_display_inst/vga_ctrl_inst/cnt_h[8]
    SLICE_X60Y79         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.849    -1.213    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y79         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
                         clock pessimism              0.436    -0.777    
    SLICE_X60Y79         FDCE (Hold_fdce_C_D)         0.121    -0.656    vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.296    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c0_clk_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   vga_display_inst/clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X59Y78     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y79     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y79     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y78     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y78     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X61Y78     vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y78     vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X61Y78     vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y78     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y78     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y79     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y79     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y79     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y79     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y78     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y78     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y78     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y78     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y78     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y78     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y79     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y79     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y79     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y79     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y78     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y78     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y78     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y78     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   vga_display_inst/clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        8.631ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.631ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.324ns  (logic 0.456ns (34.437%)  route 0.868ns (65.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40                                      0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.868     1.324    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X42Y40         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X42Y40         FDRE (Setup_fdre_C_D)       -0.045     9.955    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -1.324    
  -------------------------------------------------------------------
                         slack                                  8.631    

Slack (MET) :             8.679ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.226ns  (logic 0.456ns (37.179%)  route 0.770ns (62.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39                                      0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.770     1.226    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X45Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y37         FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.226    
  -------------------------------------------------------------------
                         slack                                  8.679    

Slack (MET) :             8.716ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.189ns  (logic 0.456ns (38.362%)  route 0.733ns (61.638%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39                                      0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.733     1.189    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X43Y36         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X43Y36         FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                  8.716    

Slack (MET) :             8.738ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.997ns  (logic 0.419ns (42.040%)  route 0.578ns (57.960%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39                                      0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.578     0.997    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X45Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y37         FDRE (Setup_fdre_C_D)       -0.265     9.735    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                  8.738    

Slack (MET) :             8.761ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.019ns  (logic 0.419ns (41.108%)  route 0.600ns (58.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40                                      0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.600     1.019    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X42Y40         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X42Y40         FDRE (Setup_fdre_C_D)       -0.220     9.780    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  8.761    

Slack (MET) :             8.841ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.893ns  (logic 0.419ns (46.934%)  route 0.474ns (53.066%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39                                      0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.474     0.893    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X44Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y38         FDRE (Setup_fdre_C_D)       -0.266     9.734    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                  8.841    

Slack (MET) :             8.852ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.422%)  route 0.645ns (58.578%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40                                      0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X45Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.645     1.101    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X42Y40         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X42Y40         FDRE (Setup_fdre_C_D)       -0.047     9.953    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  8.852    

Slack (MET) :             8.876ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.856ns  (logic 0.419ns (48.968%)  route 0.437ns (51.032%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39                                      0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.437     0.856    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X45Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y37         FDRE (Setup_fdre_C_D)       -0.268     9.732    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                  8.876    

Slack (MET) :             8.893ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.889ns  (logic 0.419ns (47.140%)  route 0.470ns (52.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40                                      0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X45Y40         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.470     0.889    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X42Y40         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X42Y40         FDRE (Setup_fdre_C_D)       -0.218     9.782    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                  8.893    

Slack (MET) :             9.005ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.684%)  route 0.444ns (49.316%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39                                      0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.444     0.900    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X44Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y38         FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  9.005    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        7.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.456ns (21.268%)  route 1.688ns (78.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.564    -2.405    nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X35Y45         FDRE                                         r  nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.949 r  nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=16, routed)          1.688    -0.261    nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0/rxd_clk_rx
    SLICE_X35Y43         FDRE                                         r  nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.444     7.063    nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0/clk_out2
    SLICE_X35Y43         FDRE                                         r  nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.328     7.391    
                         clock uncertainty           -0.194     7.196    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)       -0.081     7.115    nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          7.115    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             8.542ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.186ns  (logic 0.478ns (40.310%)  route 0.708ns (59.690%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38                                      0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.708     1.186    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X47Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y38         FDRE (Setup_fdre_C_D)       -0.272     9.728    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.728    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                  8.542    

Slack (MET) :             8.554ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.181ns  (logic 0.478ns (40.466%)  route 0.703ns (59.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38                                      0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.703     1.181    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X47Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y38         FDRE (Setup_fdre_C_D)       -0.265     9.735    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                  8.554    

Slack (MET) :             8.637ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.096ns  (logic 0.478ns (43.626%)  route 0.618ns (56.374%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38                                      0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.618     1.096    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X47Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y39         FDRE (Setup_fdre_C_D)       -0.267     9.733    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                  8.637    

Slack (MET) :             8.724ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.575%)  route 0.589ns (58.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38                                      0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.589     1.008    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X49Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y38         FDRE (Setup_fdre_C_D)       -0.268     9.732    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  8.724    

Slack (MET) :             8.750ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.155ns  (logic 0.518ns (44.863%)  route 0.637ns (55.137%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38                                      0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.637     1.155    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X47Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y39         FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.155    
  -------------------------------------------------------------------
                         slack                                  8.750    

Slack (MET) :             8.772ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.133ns  (logic 0.456ns (40.235%)  route 0.677ns (59.765%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38                                      0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.677     1.133    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X49Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y38         FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                  8.772    

Slack (MET) :             8.804ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.103ns  (logic 0.518ns (46.955%)  route 0.585ns (53.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38                                      0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.585     1.103    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X47Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y38         FDRE (Setup_fdre_C_D)       -0.093     9.907    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                  8.804    

Slack (MET) :             8.854ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.051ns  (logic 0.518ns (49.303%)  route 0.533ns (50.697%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38                                      0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.533     1.051    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X47Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y37         FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                  8.854    

Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.926ns  (logic 0.478ns (51.633%)  route 0.448ns (48.367%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38                                      0.000     0.000 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.448     0.926    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X46Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)       -0.214     9.786    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                  8.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.141ns (17.214%)  route 0.678ns (82.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.562    -0.846    nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X35Y45         FDRE                                         r  nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=16, routed)          0.678    -0.027    nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0/rxd_clk_rx
    SLICE_X35Y43         FDRE                                         r  nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.831    -1.272    nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0/clk_out2
    SLICE_X35Y43         FDRE                                         r  nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.743    -0.529    
                         clock uncertainty            0.194    -0.335    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.066    -0.269    nolabel_line152/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.242    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        7.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.439ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.971ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.518ns (34.298%)  route 0.992ns (65.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y39         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.992    -0.896    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X44Y37         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.444     7.063    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y37         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism              0.492     7.555    
                         clock uncertainty           -0.074     7.481    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405     7.076    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                          7.076    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  7.971    

Slack (MET) :             7.971ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.518ns (34.298%)  route 0.992ns (65.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y39         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.992    -0.896    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X44Y37         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.444     7.063    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y37         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism              0.492     7.555    
                         clock uncertainty           -0.074     7.481    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405     7.076    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                          7.076    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  7.971    

Slack (MET) :             7.971ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.518ns (34.298%)  route 0.992ns (65.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y39         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.992    -0.896    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X44Y37         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.444     7.063    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y37         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.492     7.555    
                         clock uncertainty           -0.074     7.481    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405     7.076    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.076    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  7.971    

Slack (MET) :             7.971ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.518ns (34.298%)  route 0.992ns (65.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y39         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.992    -0.896    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X44Y37         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.444     7.063    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y37         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism              0.492     7.555    
                         clock uncertainty           -0.074     7.481    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405     7.076    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.076    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  7.971    

Slack (MET) :             7.971ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.518ns (34.298%)  route 0.992ns (65.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y39         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.992    -0.896    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X44Y37         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.444     7.063    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X44Y37         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism              0.492     7.555    
                         clock uncertainty           -0.074     7.481    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405     7.076    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.076    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  7.971    

Slack (MET) :             7.975ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.518ns (34.369%)  route 0.989ns (65.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 7.064 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y39         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.989    -0.899    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y39         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.445     7.064    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism              0.492     7.556    
                         clock uncertainty           -0.074     7.482    
    SLICE_X43Y39         FDCE (Recov_fdce_C_CLR)     -0.405     7.077    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                          7.077    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  7.975    

Slack (MET) :             7.975ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.518ns (34.369%)  route 0.989ns (65.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 7.064 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y39         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.989    -0.899    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y39         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.445     7.064    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism              0.492     7.556    
                         clock uncertainty           -0.074     7.482    
    SLICE_X43Y39         FDCE (Recov_fdce_C_CLR)     -0.405     7.077    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                          7.077    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  7.975    

Slack (MET) :             7.975ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.518ns (34.369%)  route 0.989ns (65.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 7.064 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y39         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.989    -0.899    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y39         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.445     7.064    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism              0.492     7.556    
                         clock uncertainty           -0.074     7.482    
    SLICE_X43Y39         FDCE (Recov_fdce_C_CLR)     -0.405     7.077    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                          7.077    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  7.975    

Slack (MET) :             7.975ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.518ns (34.369%)  route 0.989ns (65.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 7.064 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y39         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.989    -0.899    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y39         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.445     7.064    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism              0.492     7.556    
                         clock uncertainty           -0.074     7.482    
    SLICE_X43Y39         FDCE (Recov_fdce_C_CLR)     -0.405     7.077    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                          7.077    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  7.975    

Slack (MET) :             7.975ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.518ns (34.369%)  route 0.989ns (65.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 7.064 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y39         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.989    -0.899    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y39         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.445     7.064    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X43Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                         clock pessimism              0.492     7.556    
                         clock uncertainty           -0.074     7.482    
    SLICE_X43Y39         FDCE (Recov_fdce_C_CLR)     -0.405     7.077    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                          7.077    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  7.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.843%)  route 0.178ns (58.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y38         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDPE (Prop_fdpe_C_Q)         0.128    -0.719 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.178    -0.541    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X39Y38         FDPE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y38         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.442    -0.831    
    SLICE_X39Y38         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.980    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.980    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.310%)  route 0.194ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y39         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.148    -0.699 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.194    -0.505    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X38Y38         FDPE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X38Y38         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.442    -0.831    
    SLICE_X38Y38         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.955    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.955    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.732%)  route 0.271ns (62.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y39         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.683 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.271    -0.412    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y37         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.829    -1.274    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y37         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.461    -0.813    
    SLICE_X42Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.880    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.880    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.732%)  route 0.271ns (62.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y39         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.683 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.271    -0.412    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y37         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.829    -1.274    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y37         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.461    -0.813    
    SLICE_X42Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.880    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.880    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.432%)  route 0.244ns (65.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y38         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDPE (Prop_fdpe_C_Q)         0.128    -0.719 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.244    -0.475    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X38Y39         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.442    -0.831    
    SLICE_X38Y39         FDCE (Remov_fdce_C_CLR)     -0.121    -0.952    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.952    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.432%)  route 0.244ns (65.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y38         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDPE (Prop_fdpe_C_Q)         0.128    -0.719 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.244    -0.475    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X38Y39         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.442    -0.831    
    SLICE_X38Y39         FDCE (Remov_fdce_C_CLR)     -0.121    -0.952    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.952    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.432%)  route 0.244ns (65.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y38         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDPE (Prop_fdpe_C_Q)         0.128    -0.719 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.244    -0.475    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X38Y39         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.442    -0.831    
    SLICE_X38Y39         FDCE (Remov_fdce_C_CLR)     -0.121    -0.952    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                          0.952    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.432%)  route 0.244ns (65.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y38         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDPE (Prop_fdpe_C_Q)         0.128    -0.719 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.244    -0.475    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X38Y39         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.442    -0.831    
    SLICE_X38Y39         FDCE (Remov_fdce_C_CLR)     -0.121    -0.952    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                          0.952    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.432%)  route 0.244ns (65.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y38         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDPE (Prop_fdpe_C_Q)         0.128    -0.719 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.244    -0.475    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X38Y39         FDPE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y39         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.442    -0.831    
    SLICE_X38Y39         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.956    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.956    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.432%)  route 0.244ns (65.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y38         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDPE (Prop_fdpe_C_Q)         0.128    -0.719 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.244    -0.475    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X38Y39         FDPE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y39         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.442    -0.831    
    SLICE_X38Y39         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.956    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.956    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.481    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        7.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.442ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.767ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.456ns (26.548%)  route 1.262ns (73.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 7.066 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y40         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDPE (Prop_fdpe_C_Q)         0.456    -1.950 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.262    -0.688    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y41         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.447     7.066    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y41         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism              0.492     7.558    
                         clock uncertainty           -0.074     7.484    
    SLICE_X44Y41         FDCE (Recov_fdce_C_CLR)     -0.405     7.079    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          7.079    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  7.767    

Slack (MET) :             7.767ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.456ns (26.548%)  route 1.262ns (73.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 7.066 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y40         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDPE (Prop_fdpe_C_Q)         0.456    -1.950 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.262    -0.688    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y41         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.447     7.066    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y41         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism              0.492     7.558    
                         clock uncertainty           -0.074     7.484    
    SLICE_X44Y41         FDCE (Recov_fdce_C_CLR)     -0.405     7.079    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.079    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  7.767    

Slack (MET) :             7.875ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.456ns (26.909%)  route 1.239ns (73.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y40         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDPE (Prop_fdpe_C_Q)         0.456    -1.950 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.239    -0.711    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X46Y39         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446     7.065    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X46Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.492     7.557    
                         clock uncertainty           -0.074     7.483    
    SLICE_X46Y39         FDCE (Recov_fdce_C_CLR)     -0.319     7.164    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.164    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  7.875    

Slack (MET) :             7.875ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.456ns (26.909%)  route 1.239ns (73.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y40         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDPE (Prop_fdpe_C_Q)         0.456    -1.950 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.239    -0.711    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X46Y39         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446     7.065    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X46Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.492     7.557    
                         clock uncertainty           -0.074     7.483    
    SLICE_X46Y39         FDCE (Recov_fdce_C_CLR)     -0.319     7.164    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.164    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  7.875    

Slack (MET) :             7.875ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.456ns (26.909%)  route 1.239ns (73.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y40         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDPE (Prop_fdpe_C_Q)         0.456    -1.950 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.239    -0.711    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X46Y39         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446     7.065    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X46Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.492     7.557    
                         clock uncertainty           -0.074     7.483    
    SLICE_X46Y39         FDCE (Recov_fdce_C_CLR)     -0.319     7.164    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.164    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  7.875    

Slack (MET) :             7.875ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.456ns (26.909%)  route 1.239ns (73.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y40         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDPE (Prop_fdpe_C_Q)         0.456    -1.950 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.239    -0.711    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X46Y39         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446     7.065    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X46Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.492     7.557    
                         clock uncertainty           -0.074     7.483    
    SLICE_X46Y39         FDCE (Recov_fdce_C_CLR)     -0.319     7.164    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.164    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  7.875    

Slack (MET) :             7.913ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.456ns (29.041%)  route 1.114ns (70.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y40         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDPE (Prop_fdpe_C_Q)         0.456    -1.950 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.114    -0.836    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y40         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446     7.065    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y40         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.492     7.557    
                         clock uncertainty           -0.074     7.483    
    SLICE_X44Y40         FDCE (Recov_fdce_C_CLR)     -0.405     7.078    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.078    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  7.913    

Slack (MET) :             7.913ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.456ns (29.041%)  route 1.114ns (70.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y40         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDPE (Prop_fdpe_C_Q)         0.456    -1.950 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.114    -0.836    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y40         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446     7.065    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y40         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.492     7.557    
                         clock uncertainty           -0.074     7.483    
    SLICE_X44Y40         FDCE (Recov_fdce_C_CLR)     -0.405     7.078    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.078    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  7.913    

Slack (MET) :             7.913ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.456ns (29.041%)  route 1.114ns (70.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y40         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDPE (Prop_fdpe_C_Q)         0.456    -1.950 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.114    -0.836    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y40         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446     7.065    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y40         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism              0.492     7.557    
                         clock uncertainty           -0.074     7.483    
    SLICE_X44Y40         FDCE (Recov_fdce_C_CLR)     -0.405     7.078    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                          7.078    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  7.913    

Slack (MET) :             7.913ns  (required time - arrival time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.456ns (29.041%)  route 1.114ns (70.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y40         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDPE (Prop_fdpe_C_Q)         0.456    -1.950 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.114    -0.836    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y40         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446     7.065    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y40         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism              0.492     7.557    
                         clock uncertainty           -0.074     7.483    
    SLICE_X44Y40         FDCE (Recov_fdce_C_CLR)     -0.405     7.078    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                          7.078    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  7.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.263%)  route 0.165ns (52.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.562    -0.846    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X38Y40         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDPE (Prop_fdpe_C_Q)         0.148    -0.698 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.165    -0.533    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X37Y40         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.831    -1.272    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y40         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.442    -0.830    
    SLICE_X37Y40         FDCE (Remov_fdce_C_CLR)     -0.145    -0.975    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.263%)  route 0.165ns (52.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.562    -0.846    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X38Y40         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDPE (Prop_fdpe_C_Q)         0.148    -0.698 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.165    -0.533    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X37Y40         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.831    -1.272    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y40         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.442    -0.830    
    SLICE_X37Y40         FDCE (Remov_fdce_C_CLR)     -0.145    -0.975    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.263%)  route 0.165ns (52.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.562    -0.846    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X38Y40         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDPE (Prop_fdpe_C_Q)         0.148    -0.698 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.165    -0.533    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X37Y40         FDPE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.831    -1.272    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y40         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.442    -0.830    
    SLICE_X37Y40         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.978    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.978    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.912%)  route 0.383ns (73.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.562    -0.846    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y40         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.705 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.383    -0.322    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X42Y41         FDPE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832    -1.271    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X42Y41         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.461    -0.810    
    SLICE_X42Y41         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.881    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.881    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.912%)  route 0.383ns (73.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.562    -0.846    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y40         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.705 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.383    -0.322    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X42Y41         FDPE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832    -1.271    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X42Y41         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.461    -0.810    
    SLICE_X42Y41         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.881    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          0.881    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.912%)  route 0.383ns (73.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.562    -0.846    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y40         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.705 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.383    -0.322    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X42Y41         FDPE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832    -1.271    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X42Y41         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.461    -0.810    
    SLICE_X42Y41         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.881    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.881    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.912%)  route 0.383ns (73.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.562    -0.846    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y40         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.705 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.383    -0.322    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X42Y41         FDPE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832    -1.271    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X42Y41         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.461    -0.810    
    SLICE_X42Y41         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.881    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          0.881    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.965%)  route 0.382ns (73.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.562    -0.846    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y40         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.705 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.382    -0.323    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y39         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832    -1.271    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.461    -0.810    
    SLICE_X44Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.902    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.902    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.965%)  route 0.382ns (73.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.562    -0.846    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y40         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.705 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.382    -0.323    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y39         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832    -1.271    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.461    -0.810    
    SLICE_X44Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.902    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.902    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.965%)  route 0.382ns (73.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.562    -0.846    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y40         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDPE (Prop_fdpe_C_Q)         0.141    -0.705 f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.382    -0.323    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y39         FDCE                                         f  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832    -1.271    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y39         FDCE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.461    -0.810    
    SLICE_X44Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.902    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.902    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.579    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_core
  To Clock:  clk_out1_clk_core

Max Delay             1 Endpoint
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.175ns (46.533%)  route 0.201ns (53.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -1.272ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.831    -1.272    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y40         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDPE (Prop_fdpe_C_Q)         0.175    -1.097 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.201    -0.896    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X39Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X39Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.704ns  (logic 0.337ns (47.892%)  route 0.367ns (52.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446    -2.935    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X45Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.337    -2.598 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.367    -2.231    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X45Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.734ns  (logic 0.337ns (45.923%)  route 0.397ns (54.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446    -2.935    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X45Y40         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDRE (Prop_fdre_C_Q)         0.337    -2.598 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.397    -2.201    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X42Y40         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.564    -2.405    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X42Y40         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.740ns  (logic 0.367ns (49.616%)  route 0.373ns (50.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446    -2.935    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X45Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.367    -2.568 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.373    -2.195    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X44Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.564    -2.405    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.742ns  (logic 0.337ns (45.433%)  route 0.405ns (54.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446    -2.935    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X45Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.337    -2.598 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.405    -2.193    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X44Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.564    -2.405    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.747ns  (logic 0.367ns (49.125%)  route 0.380ns (50.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.443    -2.938    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y40         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDPE (Prop_fdpe_C_Q)         0.367    -2.571 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.380    -2.191    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X39Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X39Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.822ns  (logic 0.337ns (41.014%)  route 0.485ns (58.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446    -2.935    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X45Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.337    -2.598 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.485    -2.113    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X45Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.833ns  (logic 0.337ns (40.444%)  route 0.496ns (59.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.445    -2.936    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X43Y40         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.337    -2.599 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.496    -2.103    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X42Y40         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.564    -2.405    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X42Y40         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.910ns  (logic 0.367ns (40.336%)  route 0.543ns (59.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446    -2.935    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X45Y40         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDRE (Prop_fdre_C_Q)         0.367    -2.568 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.543    -2.025    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X42Y40         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.564    -2.405    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X42Y40         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.985ns  (logic 0.367ns (37.271%)  route 0.618ns (62.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.408ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446    -2.935    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X45Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.367    -2.568 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.618    -1.950    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X43Y36         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.561    -2.408    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X43Y36         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.012ns  (logic 0.367ns (36.247%)  route 0.645ns (63.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.446    -2.935    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X45Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.367    -2.568 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.645    -1.923    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X45Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_core
  To Clock:  clk_out2_clk_core

Max Delay             1 Endpoint
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.204ns (59.928%)  route 0.136ns (40.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -1.273ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y39         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.204    -1.069 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.136    -0.932    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X37Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.561    -0.847    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X37Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.682ns  (logic 0.418ns (61.253%)  route 0.264ns (38.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.443    -2.938    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y39         FDPE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDPE (Prop_fdpe_C_Q)         0.418    -2.520 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.264    -2.256    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X37Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X37Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.761ns  (logic 0.385ns (50.607%)  route 0.376ns (49.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.445    -2.936    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X46Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.385    -2.551 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.376    -2.175    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X46Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X46Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.832ns  (logic 0.337ns (40.514%)  route 0.495ns (59.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.402ns
    Source Clock Delay      (SCD):    -2.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.448    -2.933    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X48Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.337    -2.596 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.495    -2.101    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X49Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.567    -2.402    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.418ns (48.399%)  route 0.446ns (51.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.445    -2.936    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X46Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.418    -2.518 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.446    -2.072    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X47Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.873ns  (logic 0.418ns (47.900%)  route 0.455ns (52.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.445    -2.936    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X46Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.418    -2.518 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.455    -2.063    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X46Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563    -2.406    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X46Y37         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.909ns  (logic 0.418ns (45.975%)  route 0.491ns (54.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.445    -2.936    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X46Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.418    -2.518 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.491    -2.027    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X47Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.564    -2.405    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.935ns  (logic 0.385ns (41.191%)  route 0.550ns (58.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.404ns
    Source Clock Delay      (SCD):    -2.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.445    -2.936    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X46Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.385    -2.551 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.550    -2.001    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X47Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565    -2.404    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.934ns  (logic 0.367ns (39.279%)  route 0.567ns (60.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.402ns
    Source Clock Delay      (SCD):    -2.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.448    -2.933    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X48Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.367    -2.566 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.567    -1.999    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X49Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.567    -2.402    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.952ns  (logic 0.418ns (43.925%)  route 0.534ns (56.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.404ns
    Source Clock Delay      (SCD):    -2.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.445    -2.936    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X46Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.418    -2.518 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.534    -1.984    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X47Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565    -2.404    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y39         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.976ns  (logic 0.385ns (39.437%)  route 0.591ns (60.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.445    -2.936    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X46Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.385    -2.551 r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.591    -1.960    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X47Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.564    -2.405    nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y38         FDRE                                         r  nolabel_line152/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2563 Endpoints
Min Delay          2563 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model3_user3/studyer/studyer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.500ns  (logic 17.403ns (42.971%)  route 23.097ns (57.030%))
  Logic Levels:           54  (CARRY4=33 FDRE=1 LUT2=3 LUT3=13 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE                         0.000     0.000 r  model3_user3/studyer/studyer/counter_reg[1]/C
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  model3_user3/studyer/studyer/counter_reg[1]/Q
                         net (fo=61, routed)          1.945     2.463    model3_user3/studyer/studyer/score1/DI[0]
    SLICE_X46Y47         LUT3 (Prop_lut3_I0_O)        0.124     2.587 r  model3_user3/studyer/studyer/score1/score1__0_carry__0_i_4__1/O
                         net (fo=2, routed)           0.964     3.551    model3_user3/studyer/studyer/score1/score1__0_carry__0_i_4__1_n_1
    SLICE_X42Y47         LUT4 (Prop_lut4_I0_O)        0.124     3.675 r  model3_user3/studyer/studyer/score1/score1__0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     3.675    model3_user3/studyer/studyer/score1/score1__0_carry__0_i_8__1_n_1
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.188 r  model3_user3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.188    model3_user3/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.511 r  model3_user3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=4, routed)           0.790     5.301    model3_user3/studyer/studyer/score1/score1[14]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.306     5.607 r  model3_user3/studyer/studyer/score1/score0__8_carry__0_i_10__1/O
                         net (fo=6, routed)           0.842     6.449    model3_user3/studyer/studyer/score1/score0__8_carry__0_i_10__1_n_1
    SLICE_X38Y51         LUT6 (Prop_lut6_I3_O)        0.124     6.573 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1/O
                         net (fo=3, routed)           0.478     7.051    model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1_n_1
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.175 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_1__1/O
                         net (fo=16, routed)          0.777     7.952    model3_user3/studyer/studyer/score1/score0__8_carry_i_1__1_n_1
    SLICE_X38Y50         LUT2 (Prop_lut2_I1_O)        0.153     8.105 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_2__1/O
                         net (fo=1, routed)           0.341     8.445    model3_user3/studyer/studyer/score1/score0__8_carry_i_2__1_n_1
    SLICE_X37Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.592     9.037 r  model3_user3/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     9.037    model3_user3/studyer/studyer/score1/score0__8_carry_n_1
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  model3_user3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.151    model3_user3/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.308 r  model3_user3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.036    10.344    model3_user3/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.329    10.673 r  model3_user3/studyer/studyer/score1/score_reg_i_139__0/O
                         net (fo=1, routed)           0.000    10.673    model3_user3/studyer/studyer/score1/score_reg_i_139__0_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.223 r  model3_user3/studyer/studyer/score1/score_reg_i_122__0/CO[3]
                         net (fo=1, routed)           0.001    11.224    model3_user3/studyer/studyer/score1/score_reg_i_122__0_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.338 r  model3_user3/studyer/studyer/score1/score_reg_i_118__0/CO[3]
                         net (fo=1, routed)           0.000    11.338    model3_user3/studyer/studyer/score1/score_reg_i_118__0_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.566 r  model3_user3/studyer/studyer/score1/score_reg_i_117__0/CO[2]
                         net (fo=12, routed)          1.336    12.902    model3_user3/studyer/studyer/score1/score_reg_i_117__0_n_2
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.313    13.215 r  model3_user3/studyer/studyer/score1/score_reg_i_125__0/O
                         net (fo=1, routed)           0.000    13.215    model3_user3/studyer/studyer/score1/score_reg_i_125__0_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.765 r  model3_user3/studyer/studyer/score1/score_reg_i_105__0/CO[3]
                         net (fo=1, routed)           0.000    13.765    model3_user3/studyer/studyer/score1/score_reg_i_105__0_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.993 r  model3_user3/studyer/studyer/score1/score_reg_i_104__0/CO[2]
                         net (fo=12, routed)          1.690    15.683    model3_user3/studyer/studyer/score1/score_reg_i_104__0_n_2
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.313    15.996 r  model3_user3/studyer/studyer/score1/score_reg_i_116__0/O
                         net (fo=1, routed)           0.000    15.996    model3_user3/studyer/studyer/score1/score_reg_i_116__0_n_1
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.546 r  model3_user3/studyer/studyer/score1/score_reg_i_87__0/CO[3]
                         net (fo=1, routed)           0.000    16.546    model3_user3/studyer/studyer/score1/score_reg_i_87__0_n_1
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.880 r  model3_user3/studyer/studyer/score1/score_reg_i_83__0/O[1]
                         net (fo=2, routed)           0.953    17.833    model3_user3/studyer/studyer/score1/score_reg_i_83__0_n_7
    SLICE_X37Y48         LUT3 (Prop_lut3_I2_O)        0.303    18.136 r  model3_user3/studyer/studyer/score1/score_reg_i_89__0/O
                         net (fo=1, routed)           0.000    18.136    model3_user3/studyer/studyer/score1/score_reg_i_89__0_n_1
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.534 r  model3_user3/studyer/studyer/score1/score_reg_i_48__0/CO[3]
                         net (fo=1, routed)           0.000    18.534    model3_user3/studyer/studyer/score1/score_reg_i_48__0_n_1
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.762 r  model3_user3/studyer/studyer/score1/score_reg_i_47__0/CO[2]
                         net (fo=12, routed)          1.178    19.940    model3_user3/studyer/studyer/score1/score_reg_i_47__0_n_2
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.313    20.253 r  model3_user3/studyer/studyer/score1/score_reg_i_50__0/O
                         net (fo=1, routed)           0.000    20.253    model3_user3/studyer/studyer/score1/score_reg_i_50__0_n_1
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.823 r  model3_user3/studyer/studyer/score1/score_reg_i_17/CO[2]
                         net (fo=12, routed)          1.339    22.161    model3_user3/studyer/studyer/score1/score_reg_i_17_n_2
    SLICE_X39Y46         LUT3 (Prop_lut3_I0_O)        0.313    22.474 r  model3_user3/studyer/studyer/score1/score_reg_i_76__0/O
                         net (fo=1, routed)           0.000    22.474    model3_user3/studyer/studyer/score1/score_reg_i_76__0_n_1
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.875 r  model3_user3/studyer/studyer/score1/score_reg_i_41__0/CO[3]
                         net (fo=1, routed)           0.000    22.875    model3_user3/studyer/studyer/score1/score_reg_i_41__0_n_1
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.989 r  model3_user3/studyer/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.989    model3_user3/studyer/studyer/score1/score_reg_i_16_n_1
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.217 r  model3_user3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          0.956    24.174    model3_user3/studyer/studyer/score1/score_reg_i_10_n_2
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.313    24.487 r  model3_user3/studyer/studyer/score1/score_reg_i_60__0/O
                         net (fo=1, routed)           0.000    24.487    model3_user3/studyer/studyer/score1/score_reg_i_60__0_n_1
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.020 r  model3_user3/studyer/studyer/score1/score_reg_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    25.020    model3_user3/studyer/studyer/score1/score_reg_i_22__0_n_1
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.249 r  model3_user3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.102    26.351    model3_user3/studyer/studyer/score1/score_reg_i_11_n_2
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.310    26.661 r  model3_user3/studyer/studyer/score1/score_reg_i_65__0/O
                         net (fo=1, routed)           0.000    26.661    model3_user3/studyer/studyer/score1/score_reg_i_65__0_n_1
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.211 r  model3_user3/studyer/studyer/score1/score_reg_i_26__0/CO[3]
                         net (fo=1, routed)           0.000    27.211    model3_user3/studyer/studyer/score1/score_reg_i_26__0_n_1
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.439 r  model3_user3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          0.957    28.396    model3_user3/studyer/studyer/score1/score_reg_i_12_n_2
    SLICE_X41Y47         LUT3 (Prop_lut3_I0_O)        0.313    28.709 r  model3_user3/studyer/studyer/score1/score_reg_i_103__0/O
                         net (fo=1, routed)           0.000    28.709    model3_user3/studyer/studyer/score1/score_reg_i_103__0_n_1
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.259 r  model3_user3/studyer/studyer/score1/score_reg_i_67__0/CO[3]
                         net (fo=1, routed)           0.000    29.259    model3_user3/studyer/studyer/score1/score_reg_i_67__0_n_1
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.373 r  model3_user3/studyer/studyer/score1/score_reg_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    29.373    model3_user3/studyer/studyer/score1/score_reg_i_30__0_n_1
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.601 r  model3_user3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.227    30.828    model3_user3/studyer/studyer/score1/score_reg_i_13_n_2
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.313    31.141 r  model3_user3/studyer/studyer/score1/score_reg_i_74__0/O
                         net (fo=1, routed)           0.000    31.141    model3_user3/studyer/studyer/score1/score_reg_i_74__0_n_1
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.691 r  model3_user3/studyer/studyer/score1/score_reg_i_34__0/CO[3]
                         net (fo=1, routed)           0.000    31.691    model3_user3/studyer/studyer/score1/score_reg_i_34__0_n_1
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.919 r  model3_user3/studyer/studyer/score1/score_reg_i_14/CO[2]
                         net (fo=13, routed)          1.297    33.216    model3_user3/studyer/studyer/score1/score_reg_i_14_n_2
    SLICE_X43Y45         LUT3 (Prop_lut3_I0_O)        0.313    33.529 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_20__1/O
                         net (fo=1, routed)           0.000    33.529    model3_user3/studyer/studyer/score1/score0__501_carry_i_20__1_n_1
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.079 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    34.079    model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1_n_1
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.307 r  model3_user3/studyer/studyer/score1/score_reg_i_15/CO[2]
                         net (fo=14, routed)          0.814    35.121    model3_user3/studyer/studyer/score1/score_reg_i_15_n_2
    SLICE_X45Y45         LUT2 (Prop_lut2_I1_O)        0.313    35.434 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_16__1/O
                         net (fo=1, routed)           0.000    35.434    model3_user3/studyer/studyer/score1/score0__501_carry_i_16__1_n_1
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.984 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    35.984    model3_user3/studyer/studyer/score1/score0__501_carry_i_2__1_n_1
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.098 r  model3_user3/studyer/studyer/score1/score0__501_carry__0_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    36.098    model3_user3/studyer/studyer/score1/score0__501_carry__0_i_1__1_n_1
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.326 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_1__1/CO[2]
                         net (fo=14, routed)          1.310    37.636    model3_user3/studyer/studyer/score1/score0__501_carry_i_1__1_n_2
    SLICE_X44Y47         LUT3 (Prop_lut3_I0_O)        0.313    37.949 r  model3_user3/studyer/studyer/score1/score0__501_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    37.949    model3_user3/studyer/studyer/score1/score0__501_carry__1_i_2__1_n_1
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    38.406 r  model3_user3/studyer/studyer/score1/score0__501_carry__1/CO[1]
                         net (fo=1, routed)           0.941    39.346    model3_user3/studyer/studyer/score1/score0__501_carry__1_n_3
    SLICE_X47Y45         LUT5 (Prop_lut5_I4_O)        0.329    39.675 r  model3_user3/studyer/studyer/score1/score_reg_i_8__0/O
                         net (fo=1, routed)           0.824    40.500    model3_user3/studyer/studyer/score1/score_reg_i_8__0_n_1
    RAMB18_X1Y18         RAMB18E1                                     r  model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.920ns  (logic 17.559ns (43.985%)  route 22.361ns (56.015%))
  Logic Levels:           60  (CARRY4=39 FDRE=1 LUT2=2 LUT3=14 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/counter_reg[0]/C
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user2/studyer/studyer/counter_reg[0]/Q
                         net (fo=68, routed)          0.874     1.330    model3_user2/studyer/studyer/score1/score0__501_carry_i_2__0_0[0]
    SLICE_X47Y52         LUT3 (Prop_lut3_I0_O)        0.154     1.484 r  model3_user2/studyer/studyer/score1/score1__0_carry_i_1__0/O
                         net (fo=2, routed)           0.820     2.304    model3_user2/studyer/studyer/score1/score1__0_carry_i_1__0_n_1
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.327     2.631 r  model3_user2/studyer/studyer/score1/score1__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.631    model3_user2/studyer/studyer/score1/score1__0_carry_i_4__0_n_1
    SLICE_X47Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.032 r  model3_user2/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.032    model3_user2/studyer/studyer/score1/score1__0_carry_n_1
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.146 r  model3_user2/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.146    model3_user2/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.480 r  model3_user2/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=4, routed)           0.854     4.334    model3_user2/studyer/studyer/score1/score1[14]
    SLICE_X40Y59         LUT4 (Prop_lut4_I1_O)        0.303     4.637 r  model3_user2/studyer/studyer/score1/score0__8_carry__0_i_10__0/O
                         net (fo=6, routed)           0.302     4.939    model3_user2/studyer/studyer/score1/score0__8_carry__0_i_10__0_n_1
    SLICE_X40Y59         LUT6 (Prop_lut6_I3_O)        0.124     5.063 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0/O
                         net (fo=3, routed)           0.309     5.372    model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0_n_1
    SLICE_X40Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.496 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0/O
                         net (fo=16, routed)          0.853     6.350    model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0_n_1
    SLICE_X40Y59         LUT2 (Prop_lut2_I1_O)        0.152     6.502 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_2__0/O
                         net (fo=1, routed)           0.339     6.841    model3_user2/studyer/studyer/score1/score0__8_carry_i_2__0_n_1
    SLICE_X41Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593     7.434 r  model3_user2/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     7.434    model3_user2/studyer/studyer/score1/score0__8_carry_n_1
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  model3_user2/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.548    model3_user2/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.705 r  model3_user2/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.367     9.072    model3_user2/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X41Y56         LUT3 (Prop_lut3_I0_O)        0.329     9.401 r  model3_user2/studyer/studyer/score1/score_reg_i_275/O
                         net (fo=1, routed)           0.000     9.401    model3_user2/studyer/studyer/score1/score_reg_i_275_n_1
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.951 r  model3_user2/studyer/studyer/score1/score_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000     9.951    model3_user2/studyer/studyer/score1/score_reg_i_248_n_1
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.179 r  model3_user2/studyer/studyer/score1/score_reg_i_247/CO[2]
                         net (fo=12, routed)          1.039    11.218    model3_user2/studyer/studyer/score1/score_reg_i_247_n_2
    SLICE_X44Y56         LUT3 (Prop_lut3_I0_O)        0.313    11.531 r  model3_user2/studyer/studyer/score1/score_reg_i_257/O
                         net (fo=1, routed)           0.000    11.531    model3_user2/studyer/studyer/score1/score_reg_i_257_n_1
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.932 r  model3_user2/studyer/studyer/score1/score_reg_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.932    model3_user2/studyer/studyer/score1/score_reg_i_226_n_1
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.046 r  model3_user2/studyer/studyer/score1/score_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000    12.046    model3_user2/studyer/studyer/score1/score_reg_i_222_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.274 r  model3_user2/studyer/studyer/score1/score_reg_i_221/CO[2]
                         net (fo=12, routed)          1.175    13.449    model3_user2/studyer/studyer/score1/score_reg_i_221_n_2
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.313    13.762 r  model3_user2/studyer/studyer/score1/score_reg_i_233/O
                         net (fo=1, routed)           0.000    13.762    model3_user2/studyer/studyer/score1/score_reg_i_233_n_1
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.295 r  model3_user2/studyer/studyer/score1/score_reg_i_191/CO[3]
                         net (fo=1, routed)           0.000    14.295    model3_user2/studyer/studyer/score1/score_reg_i_191_n_1
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.412 r  model3_user2/studyer/studyer/score1/score_reg_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.412    model3_user2/studyer/studyer/score1/score_reg_i_187_n_1
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.641 r  model3_user2/studyer/studyer/score1/score_reg_i_186/CO[2]
                         net (fo=12, routed)          1.167    15.808    model3_user2/studyer/studyer/score1/score_reg_i_186_n_2
    SLICE_X40Y56         LUT3 (Prop_lut3_I0_O)        0.310    16.118 r  model3_user2/studyer/studyer/score1/score_reg_i_198/O
                         net (fo=1, routed)           0.000    16.118    model3_user2/studyer/studyer/score1/score_reg_i_198_n_1
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.668 r  model3_user2/studyer/studyer/score1/score_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.668    model3_user2/studyer/studyer/score1/score_reg_i_128_n_1
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.782 r  model3_user2/studyer/studyer/score1/score_reg_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.782    model3_user2/studyer/studyer/score1/score_reg_i_124_n_1
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.010 r  model3_user2/studyer/studyer/score1/score_reg_i_123/CO[2]
                         net (fo=12, routed)          1.360    18.369    model3_user2/studyer/studyer/score1/score_reg_i_123_n_2
    SLICE_X38Y55         LUT3 (Prop_lut3_I0_O)        0.313    18.682 r  model3_user2/studyer/studyer/score1/score_reg_i_183/O
                         net (fo=1, routed)           0.000    18.682    model3_user2/studyer/studyer/score1/score_reg_i_183_n_1
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.058 r  model3_user2/studyer/studyer/score1/score_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    19.058    model3_user2/studyer/studyer/score1/score_reg_i_118_n_1
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.175 r  model3_user2/studyer/studyer/score1/score_reg_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.175    model3_user2/studyer/studyer/score1/score_reg_i_59_n_1
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.404 r  model3_user2/studyer/studyer/score1/score_reg_i_58/CO[2]
                         net (fo=12, routed)          1.023    20.428    model3_user2/studyer/studyer/score1/score_reg_i_58_n_2
    SLICE_X36Y57         LUT3 (Prop_lut3_I0_O)        0.310    20.738 r  model3_user2/studyer/studyer/score1/score_reg_i_181/O
                         net (fo=1, routed)           0.000    20.738    model3_user2/studyer/studyer/score1/score_reg_i_181_n_1
    SLICE_X36Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.136 r  model3_user2/studyer/studyer/score1/score_reg_i_117/CO[3]
                         net (fo=1, routed)           0.000    21.136    model3_user2/studyer/studyer/score1/score_reg_i_117_n_1
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.250 r  model3_user2/studyer/studyer/score1/score_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.250    model3_user2/studyer/studyer/score1/score_reg_i_57_n_1
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.478 r  model3_user2/studyer/studyer/score1/score_reg_i_26/CO[2]
                         net (fo=13, routed)          1.554    23.031    model3_user2/studyer/studyer/score1/score_reg_i_26_n_2
    SLICE_X36Y53         LUT3 (Prop_lut3_I0_O)        0.313    23.344 r  model3_user2/studyer/studyer/score1/score_reg_i_136/O
                         net (fo=1, routed)           0.000    23.344    model3_user2/studyer/studyer/score1/score_reg_i_136_n_1
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.894 r  model3_user2/studyer/studyer/score1/score_reg_i_63/CO[3]
                         net (fo=1, routed)           0.000    23.894    model3_user2/studyer/studyer/score1/score_reg_i_63_n_1
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.122 r  model3_user2/studyer/studyer/score1/score_reg_i_27/CO[2]
                         net (fo=13, routed)          0.957    25.080    model3_user2/studyer/studyer/score1/score_reg_i_27_n_2
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.313    25.393 r  model3_user2/studyer/studyer/score1/score_reg_i_204/O
                         net (fo=1, routed)           0.000    25.393    model3_user2/studyer/studyer/score1/score_reg_i_204_n_1
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.943 r  model3_user2/studyer/studyer/score1/score_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    25.943    model3_user2/studyer/studyer/score1/score_reg_i_138_n_1
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.057 r  model3_user2/studyer/studyer/score1/score_reg_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.057    model3_user2/studyer/studyer/score1/score_reg_i_67_n_1
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.285 r  model3_user2/studyer/studyer/score1/score_reg_i_28/CO[2]
                         net (fo=13, routed)          1.185    27.470    model3_user2/studyer/studyer/score1/score_reg_i_28_n_2
    SLICE_X37Y57         LUT3 (Prop_lut3_I0_O)        0.313    27.783 r  model3_user2/studyer/studyer/score1/score_reg_i_205/O
                         net (fo=1, routed)           0.000    27.783    model3_user2/studyer/studyer/score1/score_reg_i_205_n_1
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.184 r  model3_user2/studyer/studyer/score1/score_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000    28.184    model3_user2/studyer/studyer/score1/score_reg_i_143_n_1
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.298 r  model3_user2/studyer/studyer/score1/score_reg_i_71/CO[3]
                         net (fo=1, routed)           0.000    28.298    model3_user2/studyer/studyer/score1/score_reg_i_71_n_1
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.526 r  model3_user2/studyer/studyer/score1/score_reg_i_29/CO[2]
                         net (fo=13, routed)          1.310    29.836    model3_user2/studyer/studyer/score1/score_reg_i_29_n_2
    SLICE_X43Y61         LUT3 (Prop_lut3_I0_O)        0.313    30.149 r  model3_user2/studyer/studyer/score1/score_reg_i_77/O
                         net (fo=1, routed)           0.000    30.149    model3_user2/studyer/studyer/score1/score_reg_i_77_n_1
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    30.719 r  model3_user2/studyer/studyer/score1/score_reg_i_30/CO[2]
                         net (fo=13, routed)          1.242    31.961    model3_user2/studyer/studyer/score1/score_reg_i_30_n_2
    SLICE_X43Y54         LUT3 (Prop_lut3_I0_O)        0.313    32.274 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_22__0/O
                         net (fo=1, routed)           0.000    32.274    model3_user2/studyer/studyer/score1/score0__501_carry_i_22__0_n_1
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.675 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    32.675    model3_user2/studyer/studyer/score1/score0__501_carry_i_12__0_n_1
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.789 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    32.789    model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0_n_1
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.017 r  model3_user2/studyer/studyer/score1/score_reg_i_31/CO[2]
                         net (fo=14, routed)          1.746    34.763    model3_user2/studyer/studyer/score1/score_reg_i_31_n_2
    SLICE_X43Y50         LUT3 (Prop_lut3_I0_O)        0.313    35.076 r  model3_user2/studyer/studyer/score1/score0__501_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    35.076    model3_user2/studyer/studyer/score1/score0__501_carry__0_i_8__0_n_1
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.626 r  model3_user2/studyer/studyer/score1/score0__501_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    35.626    model3_user2/studyer/studyer/score1/score0__501_carry__0_i_1__0_n_1
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.854 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_1__0/CO[2]
                         net (fo=14, routed)          0.992    36.847    model3_user2/studyer/studyer/score1/score0__501_carry_i_1__0_n_2
    SLICE_X42Y51         LUT3 (Prop_lut3_I0_O)        0.313    37.160 r  model3_user2/studyer/studyer/score1/score0__501_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    37.160    model3_user2/studyer/studyer/score1/score0__501_carry__0_i_3__0_n_1
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    37.540 r  model3_user2/studyer/studyer/score1/score0__501_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.540    model3_user2/studyer/studyer/score1/score0__501_carry__0_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.697 r  model3_user2/studyer/studyer/score1/score0__501_carry__1/CO[1]
                         net (fo=1, routed)           0.899    38.596    model3_user2/studyer/studyer/score1/score0__501_carry__1_n_3
    SLICE_X48Y54         LUT5 (Prop_lut5_I4_O)        0.332    38.928 r  model3_user2/studyer/studyer/score1/score_reg_i_17__0/O
                         net (fo=1, routed)           0.992    39.920    model3_user1/studyer/studyer/score1/ADDRBWRADDR[0]
    RAMB18_X2Y22         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.173ns  (logic 18.022ns (46.006%)  route 21.151ns (53.994%))
  Logic Levels:           61  (CARRY4=40 FDRE=1 LUT2=2 LUT3=13 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/counter_reg[0]/C
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user1/studyer/studyer/counter_reg[0]/Q
                         net (fo=68, routed)          1.365     1.821    model3_user1/studyer/studyer/score1/score0__501_carry_i_2_0[0]
    SLICE_X59Y53         LUT3 (Prop_lut3_I0_O)        0.154     1.975 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.820     2.796    model3_user1/studyer/studyer/score1/score1__0_carry_i_1_n_1
    SLICE_X59Y53         LUT4 (Prop_lut4_I3_O)        0.327     3.123 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.123    model3_user1/studyer/studyer/score1/score1__0_carry_i_4_n_1
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.524 r  model3_user1/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.524    model3_user1/studyer/studyer/score1/score1__0_carry_n_1
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.638 r  model3_user1/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.638    model3_user1/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.972 r  model3_user1/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=4, routed)           0.514     4.486    model3_user1/studyer/studyer/score1/score1[14]
    SLICE_X58Y55         LUT4 (Prop_lut4_I1_O)        0.303     4.789 r  model3_user1/studyer/studyer/score1/score0__8_carry__0_i_10/O
                         net (fo=6, routed)           0.593     5.382    model3_user1/studyer/studyer/score1/score0__8_carry__0_i_10_n_1
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124     5.506 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=3, routed)           0.478     5.984    model3_user1/studyer/studyer/score1/score0__8_carry_i_9_n_1
    SLICE_X60Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.108 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=16, routed)          1.180     7.288    model3_user1/studyer/studyer/score1/score0__8_carry_i_1_n_1
    SLICE_X58Y56         LUT4 (Prop_lut4_I0_O)        0.124     7.412 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_7/O
                         net (fo=1, routed)           0.000     7.412    model3_user1/studyer/studyer/score1/score0__8_carry_i_7_n_1
    SLICE_X58Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.962 r  model3_user1/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     7.962    model3_user1/studyer/studyer/score1/score0__8_carry_n_1
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  model3_user1/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.076    model3_user1/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.233 r  model3_user1/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.033     9.266    model3_user1/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X59Y56         LUT3 (Prop_lut3_I0_O)        0.329     9.595 r  model3_user1/studyer/studyer/score1/score_reg_i_269/O
                         net (fo=1, routed)           0.000     9.595    model3_user1/studyer/studyer/score1/score_reg_i_269_n_1
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.145 r  model3_user1/studyer/studyer/score1/score_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    10.145    model3_user1/studyer/studyer/score1/score_reg_i_239_n_1
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.259 r  model3_user1/studyer/studyer/score1/score_reg_i_235/CO[3]
                         net (fo=1, routed)           0.000    10.259    model3_user1/studyer/studyer/score1/score_reg_i_235_n_1
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.487 r  model3_user1/studyer/studyer/score1/score_reg_i_234/CO[2]
                         net (fo=12, routed)          0.902    11.389    model3_user1/studyer/studyer/score1/score_reg_i_234_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I0_O)        0.313    11.702 r  model3_user1/studyer/studyer/score1/score_reg_i_246/O
                         net (fo=1, routed)           0.000    11.702    model3_user1/studyer/studyer/score1/score_reg_i_246_n_1
    SLICE_X61Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.252 r  model3_user1/studyer/studyer/score1/score_reg_i_213/CO[3]
                         net (fo=1, routed)           0.000    12.252    model3_user1/studyer/studyer/score1/score_reg_i_213_n_1
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.366 r  model3_user1/studyer/studyer/score1/score_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    12.366    model3_user1/studyer/studyer/score1/score_reg_i_209_n_1
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.594 r  model3_user1/studyer/studyer/score1/score_reg_i_208/CO[2]
                         net (fo=12, routed)          1.064    13.658    model3_user1/studyer/studyer/score1/score_reg_i_208_n_2
    SLICE_X63Y55         LUT3 (Prop_lut3_I0_O)        0.313    13.971 r  model3_user1/studyer/studyer/score1/score_reg_i_218/O
                         net (fo=1, routed)           0.000    13.971    model3_user1/studyer/studyer/score1/score_reg_i_218_n_1
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.372 r  model3_user1/studyer/studyer/score1/score_reg_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.372    model3_user1/studyer/studyer/score1/score_reg_i_163_n_1
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.486 r  model3_user1/studyer/studyer/score1/score_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.486    model3_user1/studyer/studyer/score1/score_reg_i_159_n_1
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.714 r  model3_user1/studyer/studyer/score1/score_reg_i_158/CO[2]
                         net (fo=12, routed)          1.084    15.798    model3_user1/studyer/studyer/score1/score_reg_i_158_n_2
    SLICE_X64Y56         LUT3 (Prop_lut3_I0_O)        0.313    16.111 r  model3_user1/studyer/studyer/score1/score_reg_i_166/O
                         net (fo=1, routed)           0.000    16.111    model3_user1/studyer/studyer/score1/score_reg_i_166_n_1
    SLICE_X64Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.644 r  model3_user1/studyer/studyer/score1/score_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    16.644    model3_user1/studyer/studyer/score1/score_reg_i_89_n_1
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.873 r  model3_user1/studyer/studyer/score1/score_reg_i_88/CO[2]
                         net (fo=12, routed)          0.803    17.676    model3_user1/studyer/studyer/score1/score_reg_i_88_n_2
    SLICE_X65Y55         LUT3 (Prop_lut3_I0_O)        0.310    17.986 r  model3_user1/studyer/studyer/score1/score_reg_i_157/O
                         net (fo=1, routed)           0.000    17.986    model3_user1/studyer/studyer/score1/score_reg_i_157_n_1
    SLICE_X65Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.536 r  model3_user1/studyer/studyer/score1/score_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000    18.536    model3_user1/studyer/studyer/score1/score_reg_i_83_n_1
    SLICE_X65Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.650 r  model3_user1/studyer/studyer/score1/score_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.650    model3_user1/studyer/studyer/score1/score_reg_i_34_n_1
    SLICE_X65Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.878 r  model3_user1/studyer/studyer/score1/score_reg_i_33/CO[2]
                         net (fo=12, routed)          1.370    20.248    model3_user1/studyer/studyer/score1/score_reg_i_33_n_2
    SLICE_X61Y54         LUT3 (Prop_lut3_I0_O)        0.313    20.561 r  model3_user1/studyer/studyer/score1/score_reg_i_86/O
                         net (fo=1, routed)           0.000    20.561    model3_user1/studyer/studyer/score1/score_reg_i_86_n_1
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.111 r  model3_user1/studyer/studyer/score1/score_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.111    model3_user1/studyer/studyer/score1/score_reg_i_32_n_1
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.339 r  model3_user1/studyer/studyer/score1/score_reg_i_19/CO[2]
                         net (fo=13, routed)          1.045    22.384    model3_user1/studyer/studyer/score1/score_reg_i_19_n_2
    SLICE_X62Y56         LUT3 (Prop_lut3_I0_O)        0.313    22.697 r  model3_user1/studyer/studyer/score1/score_reg_i_101/O
                         net (fo=1, routed)           0.000    22.697    model3_user1/studyer/studyer/score1/score_reg_i_101_n_1
    SLICE_X62Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.247 r  model3_user1/studyer/studyer/score1/score_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.247    model3_user1/studyer/studyer/score1/score_reg_i_38_n_1
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.475 r  model3_user1/studyer/studyer/score1/score_reg_i_20/CO[2]
                         net (fo=13, routed)          1.185    24.660    model3_user1/studyer/studyer/score1/score_reg_i_20_n_2
    SLICE_X62Y52         LUT3 (Prop_lut3_I0_O)        0.313    24.973 r  model3_user1/studyer/studyer/score1/score_reg_i_176/O
                         net (fo=1, routed)           0.000    24.973    model3_user1/studyer/studyer/score1/score_reg_i_176_n_1
    SLICE_X62Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.523 r  model3_user1/studyer/studyer/score1/score_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000    25.523    model3_user1/studyer/studyer/score1/score_reg_i_103_n_1
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.637 r  model3_user1/studyer/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.637    model3_user1/studyer/studyer/score1/score_reg_i_42_n_1
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.865 r  model3_user1/studyer/studyer/score1/score_reg_i_21/CO[2]
                         net (fo=13, routed)          1.569    27.433    model3_user1/studyer/studyer/score1/score_reg_i_21_n_2
    SLICE_X62Y50         LUT3 (Prop_lut3_I0_O)        0.313    27.746 r  model3_user1/studyer/studyer/score1/score_reg_i_109/O
                         net (fo=1, routed)           0.000    27.746    model3_user1/studyer/studyer/score1/score_reg_i_109_n_1
    SLICE_X62Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.147 r  model3_user1/studyer/studyer/score1/score_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    28.147    model3_user1/studyer/studyer/score1/score_reg_i_46_n_1
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.375 r  model3_user1/studyer/studyer/score1/score_reg_i_22/CO[2]
                         net (fo=13, routed)          0.909    29.284    model3_user1/studyer/studyer/score1/score_reg_i_22_n_2
    SLICE_X63Y51         LUT3 (Prop_lut3_I0_O)        0.313    29.597 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_25/O
                         net (fo=1, routed)           0.000    29.597    model3_user1/studyer/studyer/score1/score0__501_carry_i_25_n_1
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.998 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.998    model3_user1/studyer/studyer/score1/score0__501_carry_i_17_n_1
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.112 r  model3_user1/studyer/studyer/score1/score_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    30.112    model3_user1/studyer/studyer/score1/score_reg_i_50_n_1
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.340 r  model3_user1/studyer/studyer/score1/score_reg_i_23/CO[2]
                         net (fo=13, routed)          1.218    31.558    model3_user1/studyer/studyer/score1/score_reg_i_23_n_2
    SLICE_X57Y52         LUT3 (Prop_lut3_I0_O)        0.313    31.871 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_22/O
                         net (fo=1, routed)           0.000    31.871    model3_user1/studyer/studyer/score1/score0__501_carry_i_22_n_1
    SLICE_X57Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.272 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.272    model3_user1/studyer/studyer/score1/score0__501_carry_i_12_n_1
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.386 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.386    model3_user1/studyer/studyer/score1/score0__501_carry_i_8_n_1
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.614 r  model3_user1/studyer/studyer/score1/score_reg_i_24/CO[2]
                         net (fo=14, routed)          1.151    33.764    model3_user1/studyer/studyer/score1/score_reg_i_24_n_2
    SLICE_X57Y49         LUT2 (Prop_lut2_I1_O)        0.313    34.077 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_16/O
                         net (fo=1, routed)           0.000    34.077    model3_user1/studyer/studyer/score1/score0__501_carry_i_16_n_1
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.627 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_2/CO[3]
                         net (fo=1, routed)           0.001    34.628    model3_user1/studyer/studyer/score1/score0__501_carry_i_2_n_1
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.742 r  model3_user1/studyer/studyer/score1/score0__501_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.742    model3_user1/studyer/studyer/score1/score0__501_carry__0_i_1_n_1
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.970 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_1/CO[2]
                         net (fo=14, routed)          0.958    35.928    model3_user1/studyer/studyer/score1/score0__501_carry_i_1_n_2
    SLICE_X56Y50         LUT3 (Prop_lut3_I0_O)        0.313    36.241 r  model3_user1/studyer/studyer/score1/score0__501_carry__0_i_4/O
                         net (fo=1, routed)           0.000    36.241    model3_user1/studyer/studyer/score1/score0__501_carry__0_i_4_n_1
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.774 r  model3_user1/studyer/studyer/score1/score0__501_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.774    model3_user1/studyer/studyer/score1/score0__501_carry__0_n_1
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.931 r  model3_user1/studyer/studyer/score1/score0__501_carry__1/CO[1]
                         net (fo=1, routed)           0.898    37.829    model3_user1/studyer/studyer/score1/score0__501_carry__1_n_3
    SLICE_X58Y51         LUT5 (Prop_lut5_I4_O)        0.332    38.161 r  model3_user1/studyer/studyer/score1/score_reg_i_9__0/O
                         net (fo=1, routed)           1.012    39.173    model3_user1/studyer/studyer/score1/score_reg_i_9__0_n_1
    RAMB18_X2Y22         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/studyer/studyer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.474ns  (logic 16.617ns (43.190%)  route 21.857ns (56.810%))
  Logic Levels:           52  (CARRY4=32 FDRE=1 LUT2=3 LUT3=12 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE                         0.000     0.000 r  model3_user3/studyer/studyer/counter_reg[1]/C
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  model3_user3/studyer/studyer/counter_reg[1]/Q
                         net (fo=61, routed)          1.945     2.463    model3_user3/studyer/studyer/score1/DI[0]
    SLICE_X46Y47         LUT3 (Prop_lut3_I0_O)        0.124     2.587 r  model3_user3/studyer/studyer/score1/score1__0_carry__0_i_4__1/O
                         net (fo=2, routed)           0.964     3.551    model3_user3/studyer/studyer/score1/score1__0_carry__0_i_4__1_n_1
    SLICE_X42Y47         LUT4 (Prop_lut4_I0_O)        0.124     3.675 r  model3_user3/studyer/studyer/score1/score1__0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     3.675    model3_user3/studyer/studyer/score1/score1__0_carry__0_i_8__1_n_1
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.188 r  model3_user3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.188    model3_user3/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.511 r  model3_user3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=4, routed)           0.790     5.301    model3_user3/studyer/studyer/score1/score1[14]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.306     5.607 r  model3_user3/studyer/studyer/score1/score0__8_carry__0_i_10__1/O
                         net (fo=6, routed)           0.842     6.449    model3_user3/studyer/studyer/score1/score0__8_carry__0_i_10__1_n_1
    SLICE_X38Y51         LUT6 (Prop_lut6_I3_O)        0.124     6.573 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1/O
                         net (fo=3, routed)           0.478     7.051    model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1_n_1
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.175 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_1__1/O
                         net (fo=16, routed)          0.777     7.952    model3_user3/studyer/studyer/score1/score0__8_carry_i_1__1_n_1
    SLICE_X38Y50         LUT2 (Prop_lut2_I1_O)        0.153     8.105 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_2__1/O
                         net (fo=1, routed)           0.341     8.445    model3_user3/studyer/studyer/score1/score0__8_carry_i_2__1_n_1
    SLICE_X37Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.592     9.037 r  model3_user3/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     9.037    model3_user3/studyer/studyer/score1/score0__8_carry_n_1
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  model3_user3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.151    model3_user3/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.308 r  model3_user3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.036    10.344    model3_user3/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.329    10.673 r  model3_user3/studyer/studyer/score1/score_reg_i_139__0/O
                         net (fo=1, routed)           0.000    10.673    model3_user3/studyer/studyer/score1/score_reg_i_139__0_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.223 r  model3_user3/studyer/studyer/score1/score_reg_i_122__0/CO[3]
                         net (fo=1, routed)           0.001    11.224    model3_user3/studyer/studyer/score1/score_reg_i_122__0_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.338 r  model3_user3/studyer/studyer/score1/score_reg_i_118__0/CO[3]
                         net (fo=1, routed)           0.000    11.338    model3_user3/studyer/studyer/score1/score_reg_i_118__0_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.566 r  model3_user3/studyer/studyer/score1/score_reg_i_117__0/CO[2]
                         net (fo=12, routed)          1.336    12.902    model3_user3/studyer/studyer/score1/score_reg_i_117__0_n_2
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.313    13.215 r  model3_user3/studyer/studyer/score1/score_reg_i_125__0/O
                         net (fo=1, routed)           0.000    13.215    model3_user3/studyer/studyer/score1/score_reg_i_125__0_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.765 r  model3_user3/studyer/studyer/score1/score_reg_i_105__0/CO[3]
                         net (fo=1, routed)           0.000    13.765    model3_user3/studyer/studyer/score1/score_reg_i_105__0_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.993 r  model3_user3/studyer/studyer/score1/score_reg_i_104__0/CO[2]
                         net (fo=12, routed)          1.690    15.683    model3_user3/studyer/studyer/score1/score_reg_i_104__0_n_2
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.313    15.996 r  model3_user3/studyer/studyer/score1/score_reg_i_116__0/O
                         net (fo=1, routed)           0.000    15.996    model3_user3/studyer/studyer/score1/score_reg_i_116__0_n_1
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.546 r  model3_user3/studyer/studyer/score1/score_reg_i_87__0/CO[3]
                         net (fo=1, routed)           0.000    16.546    model3_user3/studyer/studyer/score1/score_reg_i_87__0_n_1
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.880 r  model3_user3/studyer/studyer/score1/score_reg_i_83__0/O[1]
                         net (fo=2, routed)           0.953    17.833    model3_user3/studyer/studyer/score1/score_reg_i_83__0_n_7
    SLICE_X37Y48         LUT3 (Prop_lut3_I2_O)        0.303    18.136 r  model3_user3/studyer/studyer/score1/score_reg_i_89__0/O
                         net (fo=1, routed)           0.000    18.136    model3_user3/studyer/studyer/score1/score_reg_i_89__0_n_1
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.534 r  model3_user3/studyer/studyer/score1/score_reg_i_48__0/CO[3]
                         net (fo=1, routed)           0.000    18.534    model3_user3/studyer/studyer/score1/score_reg_i_48__0_n_1
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.762 r  model3_user3/studyer/studyer/score1/score_reg_i_47__0/CO[2]
                         net (fo=12, routed)          1.178    19.940    model3_user3/studyer/studyer/score1/score_reg_i_47__0_n_2
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.313    20.253 r  model3_user3/studyer/studyer/score1/score_reg_i_50__0/O
                         net (fo=1, routed)           0.000    20.253    model3_user3/studyer/studyer/score1/score_reg_i_50__0_n_1
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.823 r  model3_user3/studyer/studyer/score1/score_reg_i_17/CO[2]
                         net (fo=12, routed)          1.339    22.161    model3_user3/studyer/studyer/score1/score_reg_i_17_n_2
    SLICE_X39Y46         LUT3 (Prop_lut3_I0_O)        0.313    22.474 r  model3_user3/studyer/studyer/score1/score_reg_i_76__0/O
                         net (fo=1, routed)           0.000    22.474    model3_user3/studyer/studyer/score1/score_reg_i_76__0_n_1
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.875 r  model3_user3/studyer/studyer/score1/score_reg_i_41__0/CO[3]
                         net (fo=1, routed)           0.000    22.875    model3_user3/studyer/studyer/score1/score_reg_i_41__0_n_1
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.989 r  model3_user3/studyer/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.989    model3_user3/studyer/studyer/score1/score_reg_i_16_n_1
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.217 r  model3_user3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          0.956    24.174    model3_user3/studyer/studyer/score1/score_reg_i_10_n_2
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.313    24.487 r  model3_user3/studyer/studyer/score1/score_reg_i_60__0/O
                         net (fo=1, routed)           0.000    24.487    model3_user3/studyer/studyer/score1/score_reg_i_60__0_n_1
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.020 r  model3_user3/studyer/studyer/score1/score_reg_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    25.020    model3_user3/studyer/studyer/score1/score_reg_i_22__0_n_1
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.249 r  model3_user3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.102    26.351    model3_user3/studyer/studyer/score1/score_reg_i_11_n_2
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.310    26.661 r  model3_user3/studyer/studyer/score1/score_reg_i_65__0/O
                         net (fo=1, routed)           0.000    26.661    model3_user3/studyer/studyer/score1/score_reg_i_65__0_n_1
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.211 r  model3_user3/studyer/studyer/score1/score_reg_i_26__0/CO[3]
                         net (fo=1, routed)           0.000    27.211    model3_user3/studyer/studyer/score1/score_reg_i_26__0_n_1
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.439 r  model3_user3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          0.957    28.396    model3_user3/studyer/studyer/score1/score_reg_i_12_n_2
    SLICE_X41Y47         LUT3 (Prop_lut3_I0_O)        0.313    28.709 r  model3_user3/studyer/studyer/score1/score_reg_i_103__0/O
                         net (fo=1, routed)           0.000    28.709    model3_user3/studyer/studyer/score1/score_reg_i_103__0_n_1
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.259 r  model3_user3/studyer/studyer/score1/score_reg_i_67__0/CO[3]
                         net (fo=1, routed)           0.000    29.259    model3_user3/studyer/studyer/score1/score_reg_i_67__0_n_1
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.373 r  model3_user3/studyer/studyer/score1/score_reg_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    29.373    model3_user3/studyer/studyer/score1/score_reg_i_30__0_n_1
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.601 r  model3_user3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.227    30.828    model3_user3/studyer/studyer/score1/score_reg_i_13_n_2
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.313    31.141 r  model3_user3/studyer/studyer/score1/score_reg_i_74__0/O
                         net (fo=1, routed)           0.000    31.141    model3_user3/studyer/studyer/score1/score_reg_i_74__0_n_1
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.691 r  model3_user3/studyer/studyer/score1/score_reg_i_34__0/CO[3]
                         net (fo=1, routed)           0.000    31.691    model3_user3/studyer/studyer/score1/score_reg_i_34__0_n_1
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.919 r  model3_user3/studyer/studyer/score1/score_reg_i_14/CO[2]
                         net (fo=13, routed)          1.297    33.216    model3_user3/studyer/studyer/score1/score_reg_i_14_n_2
    SLICE_X43Y45         LUT3 (Prop_lut3_I0_O)        0.313    33.529 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_20__1/O
                         net (fo=1, routed)           0.000    33.529    model3_user3/studyer/studyer/score1/score0__501_carry_i_20__1_n_1
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.079 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    34.079    model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1_n_1
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.307 r  model3_user3/studyer/studyer/score1/score_reg_i_15/CO[2]
                         net (fo=14, routed)          0.814    35.121    model3_user3/studyer/studyer/score1/score_reg_i_15_n_2
    SLICE_X45Y45         LUT2 (Prop_lut2_I1_O)        0.313    35.434 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_16__1/O
                         net (fo=1, routed)           0.000    35.434    model3_user3/studyer/studyer/score1/score0__501_carry_i_16__1_n_1
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.984 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    35.984    model3_user3/studyer/studyer/score1/score0__501_carry_i_2__1_n_1
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.098 r  model3_user3/studyer/studyer/score1/score0__501_carry__0_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    36.098    model3_user3/studyer/studyer/score1/score0__501_carry__0_i_1__1_n_1
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.326 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_1__1/CO[2]
                         net (fo=14, routed)          1.012    37.339    model3_user3/studyer/studyer/score1/score0__501_carry_i_1__1_n_2
    SLICE_X47Y45         LUT5 (Prop_lut5_I4_O)        0.313    37.652 r  model3_user3/studyer/studyer/score1/score_reg_i_7__0/O
                         net (fo=1, routed)           0.823    38.474    model3_user3/studyer/studyer/score1/score_reg_i_7__0_n_1
    RAMB18_X1Y18         RAMB18E1                                     r  model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.259ns  (logic 16.690ns (43.623%)  route 21.569ns (56.377%))
  Logic Levels:           57  (CARRY4=37 FDRE=1 LUT2=2 LUT3=13 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/counter_reg[0]/C
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user2/studyer/studyer/counter_reg[0]/Q
                         net (fo=68, routed)          0.874     1.330    model3_user2/studyer/studyer/score1/score0__501_carry_i_2__0_0[0]
    SLICE_X47Y52         LUT3 (Prop_lut3_I0_O)        0.154     1.484 r  model3_user2/studyer/studyer/score1/score1__0_carry_i_1__0/O
                         net (fo=2, routed)           0.820     2.304    model3_user2/studyer/studyer/score1/score1__0_carry_i_1__0_n_1
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.327     2.631 r  model3_user2/studyer/studyer/score1/score1__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.631    model3_user2/studyer/studyer/score1/score1__0_carry_i_4__0_n_1
    SLICE_X47Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.032 r  model3_user2/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.032    model3_user2/studyer/studyer/score1/score1__0_carry_n_1
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.146 r  model3_user2/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.146    model3_user2/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.480 r  model3_user2/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=4, routed)           0.854     4.334    model3_user2/studyer/studyer/score1/score1[14]
    SLICE_X40Y59         LUT4 (Prop_lut4_I1_O)        0.303     4.637 r  model3_user2/studyer/studyer/score1/score0__8_carry__0_i_10__0/O
                         net (fo=6, routed)           0.302     4.939    model3_user2/studyer/studyer/score1/score0__8_carry__0_i_10__0_n_1
    SLICE_X40Y59         LUT6 (Prop_lut6_I3_O)        0.124     5.063 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0/O
                         net (fo=3, routed)           0.309     5.372    model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0_n_1
    SLICE_X40Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.496 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0/O
                         net (fo=16, routed)          0.853     6.350    model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0_n_1
    SLICE_X40Y59         LUT2 (Prop_lut2_I1_O)        0.152     6.502 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_2__0/O
                         net (fo=1, routed)           0.339     6.841    model3_user2/studyer/studyer/score1/score0__8_carry_i_2__0_n_1
    SLICE_X41Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593     7.434 r  model3_user2/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     7.434    model3_user2/studyer/studyer/score1/score0__8_carry_n_1
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  model3_user2/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.548    model3_user2/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.705 r  model3_user2/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.367     9.072    model3_user2/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X41Y56         LUT3 (Prop_lut3_I0_O)        0.329     9.401 r  model3_user2/studyer/studyer/score1/score_reg_i_275/O
                         net (fo=1, routed)           0.000     9.401    model3_user2/studyer/studyer/score1/score_reg_i_275_n_1
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.951 r  model3_user2/studyer/studyer/score1/score_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000     9.951    model3_user2/studyer/studyer/score1/score_reg_i_248_n_1
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.179 r  model3_user2/studyer/studyer/score1/score_reg_i_247/CO[2]
                         net (fo=12, routed)          1.039    11.218    model3_user2/studyer/studyer/score1/score_reg_i_247_n_2
    SLICE_X44Y56         LUT3 (Prop_lut3_I0_O)        0.313    11.531 r  model3_user2/studyer/studyer/score1/score_reg_i_257/O
                         net (fo=1, routed)           0.000    11.531    model3_user2/studyer/studyer/score1/score_reg_i_257_n_1
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.932 r  model3_user2/studyer/studyer/score1/score_reg_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.932    model3_user2/studyer/studyer/score1/score_reg_i_226_n_1
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.046 r  model3_user2/studyer/studyer/score1/score_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000    12.046    model3_user2/studyer/studyer/score1/score_reg_i_222_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.274 r  model3_user2/studyer/studyer/score1/score_reg_i_221/CO[2]
                         net (fo=12, routed)          1.175    13.449    model3_user2/studyer/studyer/score1/score_reg_i_221_n_2
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.313    13.762 r  model3_user2/studyer/studyer/score1/score_reg_i_233/O
                         net (fo=1, routed)           0.000    13.762    model3_user2/studyer/studyer/score1/score_reg_i_233_n_1
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.295 r  model3_user2/studyer/studyer/score1/score_reg_i_191/CO[3]
                         net (fo=1, routed)           0.000    14.295    model3_user2/studyer/studyer/score1/score_reg_i_191_n_1
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.412 r  model3_user2/studyer/studyer/score1/score_reg_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.412    model3_user2/studyer/studyer/score1/score_reg_i_187_n_1
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.641 r  model3_user2/studyer/studyer/score1/score_reg_i_186/CO[2]
                         net (fo=12, routed)          1.167    15.808    model3_user2/studyer/studyer/score1/score_reg_i_186_n_2
    SLICE_X40Y56         LUT3 (Prop_lut3_I0_O)        0.310    16.118 r  model3_user2/studyer/studyer/score1/score_reg_i_198/O
                         net (fo=1, routed)           0.000    16.118    model3_user2/studyer/studyer/score1/score_reg_i_198_n_1
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.668 r  model3_user2/studyer/studyer/score1/score_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.668    model3_user2/studyer/studyer/score1/score_reg_i_128_n_1
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.782 r  model3_user2/studyer/studyer/score1/score_reg_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.782    model3_user2/studyer/studyer/score1/score_reg_i_124_n_1
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.010 r  model3_user2/studyer/studyer/score1/score_reg_i_123/CO[2]
                         net (fo=12, routed)          1.360    18.369    model3_user2/studyer/studyer/score1/score_reg_i_123_n_2
    SLICE_X38Y55         LUT3 (Prop_lut3_I0_O)        0.313    18.682 r  model3_user2/studyer/studyer/score1/score_reg_i_183/O
                         net (fo=1, routed)           0.000    18.682    model3_user2/studyer/studyer/score1/score_reg_i_183_n_1
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.058 r  model3_user2/studyer/studyer/score1/score_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    19.058    model3_user2/studyer/studyer/score1/score_reg_i_118_n_1
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.175 r  model3_user2/studyer/studyer/score1/score_reg_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.175    model3_user2/studyer/studyer/score1/score_reg_i_59_n_1
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.404 r  model3_user2/studyer/studyer/score1/score_reg_i_58/CO[2]
                         net (fo=12, routed)          1.023    20.428    model3_user2/studyer/studyer/score1/score_reg_i_58_n_2
    SLICE_X36Y57         LUT3 (Prop_lut3_I0_O)        0.310    20.738 r  model3_user2/studyer/studyer/score1/score_reg_i_181/O
                         net (fo=1, routed)           0.000    20.738    model3_user2/studyer/studyer/score1/score_reg_i_181_n_1
    SLICE_X36Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.136 r  model3_user2/studyer/studyer/score1/score_reg_i_117/CO[3]
                         net (fo=1, routed)           0.000    21.136    model3_user2/studyer/studyer/score1/score_reg_i_117_n_1
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.250 r  model3_user2/studyer/studyer/score1/score_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.250    model3_user2/studyer/studyer/score1/score_reg_i_57_n_1
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.478 r  model3_user2/studyer/studyer/score1/score_reg_i_26/CO[2]
                         net (fo=13, routed)          1.554    23.031    model3_user2/studyer/studyer/score1/score_reg_i_26_n_2
    SLICE_X36Y53         LUT3 (Prop_lut3_I0_O)        0.313    23.344 r  model3_user2/studyer/studyer/score1/score_reg_i_136/O
                         net (fo=1, routed)           0.000    23.344    model3_user2/studyer/studyer/score1/score_reg_i_136_n_1
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.894 r  model3_user2/studyer/studyer/score1/score_reg_i_63/CO[3]
                         net (fo=1, routed)           0.000    23.894    model3_user2/studyer/studyer/score1/score_reg_i_63_n_1
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.122 r  model3_user2/studyer/studyer/score1/score_reg_i_27/CO[2]
                         net (fo=13, routed)          0.957    25.080    model3_user2/studyer/studyer/score1/score_reg_i_27_n_2
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.313    25.393 r  model3_user2/studyer/studyer/score1/score_reg_i_204/O
                         net (fo=1, routed)           0.000    25.393    model3_user2/studyer/studyer/score1/score_reg_i_204_n_1
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.943 r  model3_user2/studyer/studyer/score1/score_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    25.943    model3_user2/studyer/studyer/score1/score_reg_i_138_n_1
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.057 r  model3_user2/studyer/studyer/score1/score_reg_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.057    model3_user2/studyer/studyer/score1/score_reg_i_67_n_1
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.285 r  model3_user2/studyer/studyer/score1/score_reg_i_28/CO[2]
                         net (fo=13, routed)          1.185    27.470    model3_user2/studyer/studyer/score1/score_reg_i_28_n_2
    SLICE_X37Y57         LUT3 (Prop_lut3_I0_O)        0.313    27.783 r  model3_user2/studyer/studyer/score1/score_reg_i_205/O
                         net (fo=1, routed)           0.000    27.783    model3_user2/studyer/studyer/score1/score_reg_i_205_n_1
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.184 r  model3_user2/studyer/studyer/score1/score_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000    28.184    model3_user2/studyer/studyer/score1/score_reg_i_143_n_1
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.298 r  model3_user2/studyer/studyer/score1/score_reg_i_71/CO[3]
                         net (fo=1, routed)           0.000    28.298    model3_user2/studyer/studyer/score1/score_reg_i_71_n_1
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.526 r  model3_user2/studyer/studyer/score1/score_reg_i_29/CO[2]
                         net (fo=13, routed)          1.310    29.836    model3_user2/studyer/studyer/score1/score_reg_i_29_n_2
    SLICE_X43Y61         LUT3 (Prop_lut3_I0_O)        0.313    30.149 r  model3_user2/studyer/studyer/score1/score_reg_i_77/O
                         net (fo=1, routed)           0.000    30.149    model3_user2/studyer/studyer/score1/score_reg_i_77_n_1
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    30.719 r  model3_user2/studyer/studyer/score1/score_reg_i_30/CO[2]
                         net (fo=13, routed)          1.242    31.961    model3_user2/studyer/studyer/score1/score_reg_i_30_n_2
    SLICE_X43Y54         LUT3 (Prop_lut3_I0_O)        0.313    32.274 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_22__0/O
                         net (fo=1, routed)           0.000    32.274    model3_user2/studyer/studyer/score1/score0__501_carry_i_22__0_n_1
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.675 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    32.675    model3_user2/studyer/studyer/score1/score0__501_carry_i_12__0_n_1
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.789 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    32.789    model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0_n_1
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.017 r  model3_user2/studyer/studyer/score1/score_reg_i_31/CO[2]
                         net (fo=14, routed)          1.746    34.763    model3_user2/studyer/studyer/score1/score_reg_i_31_n_2
    SLICE_X43Y50         LUT3 (Prop_lut3_I0_O)        0.313    35.076 r  model3_user2/studyer/studyer/score1/score0__501_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    35.076    model3_user2/studyer/studyer/score1/score0__501_carry__0_i_8__0_n_1
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.626 r  model3_user2/studyer/studyer/score1/score0__501_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    35.626    model3_user2/studyer/studyer/score1/score0__501_carry__0_i_1__0_n_1
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.854 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_1__0/CO[2]
                         net (fo=14, routed)          1.071    36.926    model3_user2/studyer/studyer/score1/score0__501_carry_i_1__0_n_2
    SLICE_X48Y54         LUT5 (Prop_lut5_I4_O)        0.313    37.239 r  model3_user2/studyer/studyer/score1/score_reg_i_16__0/O
                         net (fo=1, routed)           1.021    38.259    model3_user1/studyer/studyer/score1/ADDRBWRADDR[1]
    RAMB18_X2Y22         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.696ns  (logic 17.000ns (46.326%)  route 19.696ns (53.674%))
  Logic Levels:           58  (CARRY4=38 FDRE=1 LUT2=2 LUT3=12 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/counter_reg[0]/C
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user1/studyer/studyer/counter_reg[0]/Q
                         net (fo=68, routed)          1.365     1.821    model3_user1/studyer/studyer/score1/score0__501_carry_i_2_0[0]
    SLICE_X59Y53         LUT3 (Prop_lut3_I0_O)        0.154     1.975 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.820     2.796    model3_user1/studyer/studyer/score1/score1__0_carry_i_1_n_1
    SLICE_X59Y53         LUT4 (Prop_lut4_I3_O)        0.327     3.123 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.123    model3_user1/studyer/studyer/score1/score1__0_carry_i_4_n_1
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.524 r  model3_user1/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.524    model3_user1/studyer/studyer/score1/score1__0_carry_n_1
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.638 r  model3_user1/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.638    model3_user1/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.972 r  model3_user1/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=4, routed)           0.514     4.486    model3_user1/studyer/studyer/score1/score1[14]
    SLICE_X58Y55         LUT4 (Prop_lut4_I1_O)        0.303     4.789 r  model3_user1/studyer/studyer/score1/score0__8_carry__0_i_10/O
                         net (fo=6, routed)           0.593     5.382    model3_user1/studyer/studyer/score1/score0__8_carry__0_i_10_n_1
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124     5.506 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=3, routed)           0.478     5.984    model3_user1/studyer/studyer/score1/score0__8_carry_i_9_n_1
    SLICE_X60Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.108 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=16, routed)          1.180     7.288    model3_user1/studyer/studyer/score1/score0__8_carry_i_1_n_1
    SLICE_X58Y56         LUT4 (Prop_lut4_I0_O)        0.124     7.412 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_7/O
                         net (fo=1, routed)           0.000     7.412    model3_user1/studyer/studyer/score1/score0__8_carry_i_7_n_1
    SLICE_X58Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.962 r  model3_user1/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     7.962    model3_user1/studyer/studyer/score1/score0__8_carry_n_1
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  model3_user1/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.076    model3_user1/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.233 r  model3_user1/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.033     9.266    model3_user1/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X59Y56         LUT3 (Prop_lut3_I0_O)        0.329     9.595 r  model3_user1/studyer/studyer/score1/score_reg_i_269/O
                         net (fo=1, routed)           0.000     9.595    model3_user1/studyer/studyer/score1/score_reg_i_269_n_1
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.145 r  model3_user1/studyer/studyer/score1/score_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    10.145    model3_user1/studyer/studyer/score1/score_reg_i_239_n_1
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.259 r  model3_user1/studyer/studyer/score1/score_reg_i_235/CO[3]
                         net (fo=1, routed)           0.000    10.259    model3_user1/studyer/studyer/score1/score_reg_i_235_n_1
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.487 r  model3_user1/studyer/studyer/score1/score_reg_i_234/CO[2]
                         net (fo=12, routed)          0.902    11.389    model3_user1/studyer/studyer/score1/score_reg_i_234_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I0_O)        0.313    11.702 r  model3_user1/studyer/studyer/score1/score_reg_i_246/O
                         net (fo=1, routed)           0.000    11.702    model3_user1/studyer/studyer/score1/score_reg_i_246_n_1
    SLICE_X61Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.252 r  model3_user1/studyer/studyer/score1/score_reg_i_213/CO[3]
                         net (fo=1, routed)           0.000    12.252    model3_user1/studyer/studyer/score1/score_reg_i_213_n_1
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.366 r  model3_user1/studyer/studyer/score1/score_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    12.366    model3_user1/studyer/studyer/score1/score_reg_i_209_n_1
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.594 r  model3_user1/studyer/studyer/score1/score_reg_i_208/CO[2]
                         net (fo=12, routed)          1.064    13.658    model3_user1/studyer/studyer/score1/score_reg_i_208_n_2
    SLICE_X63Y55         LUT3 (Prop_lut3_I0_O)        0.313    13.971 r  model3_user1/studyer/studyer/score1/score_reg_i_218/O
                         net (fo=1, routed)           0.000    13.971    model3_user1/studyer/studyer/score1/score_reg_i_218_n_1
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.372 r  model3_user1/studyer/studyer/score1/score_reg_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.372    model3_user1/studyer/studyer/score1/score_reg_i_163_n_1
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.486 r  model3_user1/studyer/studyer/score1/score_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.486    model3_user1/studyer/studyer/score1/score_reg_i_159_n_1
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.714 r  model3_user1/studyer/studyer/score1/score_reg_i_158/CO[2]
                         net (fo=12, routed)          1.084    15.798    model3_user1/studyer/studyer/score1/score_reg_i_158_n_2
    SLICE_X64Y56         LUT3 (Prop_lut3_I0_O)        0.313    16.111 r  model3_user1/studyer/studyer/score1/score_reg_i_166/O
                         net (fo=1, routed)           0.000    16.111    model3_user1/studyer/studyer/score1/score_reg_i_166_n_1
    SLICE_X64Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.644 r  model3_user1/studyer/studyer/score1/score_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    16.644    model3_user1/studyer/studyer/score1/score_reg_i_89_n_1
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.873 r  model3_user1/studyer/studyer/score1/score_reg_i_88/CO[2]
                         net (fo=12, routed)          0.803    17.676    model3_user1/studyer/studyer/score1/score_reg_i_88_n_2
    SLICE_X65Y55         LUT3 (Prop_lut3_I0_O)        0.310    17.986 r  model3_user1/studyer/studyer/score1/score_reg_i_157/O
                         net (fo=1, routed)           0.000    17.986    model3_user1/studyer/studyer/score1/score_reg_i_157_n_1
    SLICE_X65Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.536 r  model3_user1/studyer/studyer/score1/score_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000    18.536    model3_user1/studyer/studyer/score1/score_reg_i_83_n_1
    SLICE_X65Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.650 r  model3_user1/studyer/studyer/score1/score_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.650    model3_user1/studyer/studyer/score1/score_reg_i_34_n_1
    SLICE_X65Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.878 r  model3_user1/studyer/studyer/score1/score_reg_i_33/CO[2]
                         net (fo=12, routed)          1.370    20.248    model3_user1/studyer/studyer/score1/score_reg_i_33_n_2
    SLICE_X61Y54         LUT3 (Prop_lut3_I0_O)        0.313    20.561 r  model3_user1/studyer/studyer/score1/score_reg_i_86/O
                         net (fo=1, routed)           0.000    20.561    model3_user1/studyer/studyer/score1/score_reg_i_86_n_1
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.111 r  model3_user1/studyer/studyer/score1/score_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.111    model3_user1/studyer/studyer/score1/score_reg_i_32_n_1
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.339 r  model3_user1/studyer/studyer/score1/score_reg_i_19/CO[2]
                         net (fo=13, routed)          1.045    22.384    model3_user1/studyer/studyer/score1/score_reg_i_19_n_2
    SLICE_X62Y56         LUT3 (Prop_lut3_I0_O)        0.313    22.697 r  model3_user1/studyer/studyer/score1/score_reg_i_101/O
                         net (fo=1, routed)           0.000    22.697    model3_user1/studyer/studyer/score1/score_reg_i_101_n_1
    SLICE_X62Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.247 r  model3_user1/studyer/studyer/score1/score_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.247    model3_user1/studyer/studyer/score1/score_reg_i_38_n_1
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.475 r  model3_user1/studyer/studyer/score1/score_reg_i_20/CO[2]
                         net (fo=13, routed)          1.185    24.660    model3_user1/studyer/studyer/score1/score_reg_i_20_n_2
    SLICE_X62Y52         LUT3 (Prop_lut3_I0_O)        0.313    24.973 r  model3_user1/studyer/studyer/score1/score_reg_i_176/O
                         net (fo=1, routed)           0.000    24.973    model3_user1/studyer/studyer/score1/score_reg_i_176_n_1
    SLICE_X62Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.523 r  model3_user1/studyer/studyer/score1/score_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000    25.523    model3_user1/studyer/studyer/score1/score_reg_i_103_n_1
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.637 r  model3_user1/studyer/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.637    model3_user1/studyer/studyer/score1/score_reg_i_42_n_1
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.865 r  model3_user1/studyer/studyer/score1/score_reg_i_21/CO[2]
                         net (fo=13, routed)          1.569    27.433    model3_user1/studyer/studyer/score1/score_reg_i_21_n_2
    SLICE_X62Y50         LUT3 (Prop_lut3_I0_O)        0.313    27.746 r  model3_user1/studyer/studyer/score1/score_reg_i_109/O
                         net (fo=1, routed)           0.000    27.746    model3_user1/studyer/studyer/score1/score_reg_i_109_n_1
    SLICE_X62Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.147 r  model3_user1/studyer/studyer/score1/score_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    28.147    model3_user1/studyer/studyer/score1/score_reg_i_46_n_1
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.375 r  model3_user1/studyer/studyer/score1/score_reg_i_22/CO[2]
                         net (fo=13, routed)          0.909    29.284    model3_user1/studyer/studyer/score1/score_reg_i_22_n_2
    SLICE_X63Y51         LUT3 (Prop_lut3_I0_O)        0.313    29.597 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_25/O
                         net (fo=1, routed)           0.000    29.597    model3_user1/studyer/studyer/score1/score0__501_carry_i_25_n_1
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.998 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.998    model3_user1/studyer/studyer/score1/score0__501_carry_i_17_n_1
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.112 r  model3_user1/studyer/studyer/score1/score_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    30.112    model3_user1/studyer/studyer/score1/score_reg_i_50_n_1
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.340 r  model3_user1/studyer/studyer/score1/score_reg_i_23/CO[2]
                         net (fo=13, routed)          1.218    31.558    model3_user1/studyer/studyer/score1/score_reg_i_23_n_2
    SLICE_X57Y52         LUT3 (Prop_lut3_I0_O)        0.313    31.871 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_22/O
                         net (fo=1, routed)           0.000    31.871    model3_user1/studyer/studyer/score1/score0__501_carry_i_22_n_1
    SLICE_X57Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.272 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.272    model3_user1/studyer/studyer/score1/score0__501_carry_i_12_n_1
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.386 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.386    model3_user1/studyer/studyer/score1/score0__501_carry_i_8_n_1
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.614 r  model3_user1/studyer/studyer/score1/score_reg_i_24/CO[2]
                         net (fo=14, routed)          1.151    33.764    model3_user1/studyer/studyer/score1/score_reg_i_24_n_2
    SLICE_X57Y49         LUT2 (Prop_lut2_I1_O)        0.313    34.077 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_16/O
                         net (fo=1, routed)           0.000    34.077    model3_user1/studyer/studyer/score1/score0__501_carry_i_16_n_1
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.627 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_2/CO[3]
                         net (fo=1, routed)           0.001    34.628    model3_user1/studyer/studyer/score1/score0__501_carry_i_2_n_1
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.742 r  model3_user1/studyer/studyer/score1/score0__501_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.742    model3_user1/studyer/studyer/score1/score0__501_carry__0_i_1_n_1
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.970 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_1/CO[2]
                         net (fo=14, routed)          0.640    35.610    model3_user1/studyer/studyer/score1/score0__501_carry_i_1_n_2
    SLICE_X56Y53         LUT5 (Prop_lut5_I4_O)        0.313    35.923 r  model3_user1/studyer/studyer/score1/score_reg_i_8/O
                         net (fo=1, routed)           0.773    36.696    model3_user1/studyer/studyer/score1/score_reg_i_8_n_1
    RAMB18_X2Y22         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/studyer/studyer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.465ns  (logic 15.412ns (42.265%)  route 21.053ns (57.735%))
  Logic Levels:           48  (CARRY4=29 FDRE=1 LUT2=2 LUT3=12 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE                         0.000     0.000 r  model3_user3/studyer/studyer/counter_reg[1]/C
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  model3_user3/studyer/studyer/counter_reg[1]/Q
                         net (fo=61, routed)          1.945     2.463    model3_user3/studyer/studyer/score1/DI[0]
    SLICE_X46Y47         LUT3 (Prop_lut3_I0_O)        0.124     2.587 r  model3_user3/studyer/studyer/score1/score1__0_carry__0_i_4__1/O
                         net (fo=2, routed)           0.964     3.551    model3_user3/studyer/studyer/score1/score1__0_carry__0_i_4__1_n_1
    SLICE_X42Y47         LUT4 (Prop_lut4_I0_O)        0.124     3.675 r  model3_user3/studyer/studyer/score1/score1__0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     3.675    model3_user3/studyer/studyer/score1/score1__0_carry__0_i_8__1_n_1
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.188 r  model3_user3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.188    model3_user3/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.511 r  model3_user3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=4, routed)           0.790     5.301    model3_user3/studyer/studyer/score1/score1[14]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.306     5.607 r  model3_user3/studyer/studyer/score1/score0__8_carry__0_i_10__1/O
                         net (fo=6, routed)           0.842     6.449    model3_user3/studyer/studyer/score1/score0__8_carry__0_i_10__1_n_1
    SLICE_X38Y51         LUT6 (Prop_lut6_I3_O)        0.124     6.573 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1/O
                         net (fo=3, routed)           0.478     7.051    model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1_n_1
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.175 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_1__1/O
                         net (fo=16, routed)          0.777     7.952    model3_user3/studyer/studyer/score1/score0__8_carry_i_1__1_n_1
    SLICE_X38Y50         LUT2 (Prop_lut2_I1_O)        0.153     8.105 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_2__1/O
                         net (fo=1, routed)           0.341     8.445    model3_user3/studyer/studyer/score1/score0__8_carry_i_2__1_n_1
    SLICE_X37Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.592     9.037 r  model3_user3/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     9.037    model3_user3/studyer/studyer/score1/score0__8_carry_n_1
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  model3_user3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.151    model3_user3/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.308 r  model3_user3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.036    10.344    model3_user3/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.329    10.673 r  model3_user3/studyer/studyer/score1/score_reg_i_139__0/O
                         net (fo=1, routed)           0.000    10.673    model3_user3/studyer/studyer/score1/score_reg_i_139__0_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.223 r  model3_user3/studyer/studyer/score1/score_reg_i_122__0/CO[3]
                         net (fo=1, routed)           0.001    11.224    model3_user3/studyer/studyer/score1/score_reg_i_122__0_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.338 r  model3_user3/studyer/studyer/score1/score_reg_i_118__0/CO[3]
                         net (fo=1, routed)           0.000    11.338    model3_user3/studyer/studyer/score1/score_reg_i_118__0_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.566 r  model3_user3/studyer/studyer/score1/score_reg_i_117__0/CO[2]
                         net (fo=12, routed)          1.336    12.902    model3_user3/studyer/studyer/score1/score_reg_i_117__0_n_2
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.313    13.215 r  model3_user3/studyer/studyer/score1/score_reg_i_125__0/O
                         net (fo=1, routed)           0.000    13.215    model3_user3/studyer/studyer/score1/score_reg_i_125__0_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.765 r  model3_user3/studyer/studyer/score1/score_reg_i_105__0/CO[3]
                         net (fo=1, routed)           0.000    13.765    model3_user3/studyer/studyer/score1/score_reg_i_105__0_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.993 r  model3_user3/studyer/studyer/score1/score_reg_i_104__0/CO[2]
                         net (fo=12, routed)          1.690    15.683    model3_user3/studyer/studyer/score1/score_reg_i_104__0_n_2
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.313    15.996 r  model3_user3/studyer/studyer/score1/score_reg_i_116__0/O
                         net (fo=1, routed)           0.000    15.996    model3_user3/studyer/studyer/score1/score_reg_i_116__0_n_1
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.546 r  model3_user3/studyer/studyer/score1/score_reg_i_87__0/CO[3]
                         net (fo=1, routed)           0.000    16.546    model3_user3/studyer/studyer/score1/score_reg_i_87__0_n_1
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.880 r  model3_user3/studyer/studyer/score1/score_reg_i_83__0/O[1]
                         net (fo=2, routed)           0.953    17.833    model3_user3/studyer/studyer/score1/score_reg_i_83__0_n_7
    SLICE_X37Y48         LUT3 (Prop_lut3_I2_O)        0.303    18.136 r  model3_user3/studyer/studyer/score1/score_reg_i_89__0/O
                         net (fo=1, routed)           0.000    18.136    model3_user3/studyer/studyer/score1/score_reg_i_89__0_n_1
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.534 r  model3_user3/studyer/studyer/score1/score_reg_i_48__0/CO[3]
                         net (fo=1, routed)           0.000    18.534    model3_user3/studyer/studyer/score1/score_reg_i_48__0_n_1
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.762 r  model3_user3/studyer/studyer/score1/score_reg_i_47__0/CO[2]
                         net (fo=12, routed)          1.178    19.940    model3_user3/studyer/studyer/score1/score_reg_i_47__0_n_2
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.313    20.253 r  model3_user3/studyer/studyer/score1/score_reg_i_50__0/O
                         net (fo=1, routed)           0.000    20.253    model3_user3/studyer/studyer/score1/score_reg_i_50__0_n_1
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.823 r  model3_user3/studyer/studyer/score1/score_reg_i_17/CO[2]
                         net (fo=12, routed)          1.339    22.161    model3_user3/studyer/studyer/score1/score_reg_i_17_n_2
    SLICE_X39Y46         LUT3 (Prop_lut3_I0_O)        0.313    22.474 r  model3_user3/studyer/studyer/score1/score_reg_i_76__0/O
                         net (fo=1, routed)           0.000    22.474    model3_user3/studyer/studyer/score1/score_reg_i_76__0_n_1
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.875 r  model3_user3/studyer/studyer/score1/score_reg_i_41__0/CO[3]
                         net (fo=1, routed)           0.000    22.875    model3_user3/studyer/studyer/score1/score_reg_i_41__0_n_1
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.989 r  model3_user3/studyer/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.989    model3_user3/studyer/studyer/score1/score_reg_i_16_n_1
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.217 r  model3_user3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          0.956    24.174    model3_user3/studyer/studyer/score1/score_reg_i_10_n_2
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.313    24.487 r  model3_user3/studyer/studyer/score1/score_reg_i_60__0/O
                         net (fo=1, routed)           0.000    24.487    model3_user3/studyer/studyer/score1/score_reg_i_60__0_n_1
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.020 r  model3_user3/studyer/studyer/score1/score_reg_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    25.020    model3_user3/studyer/studyer/score1/score_reg_i_22__0_n_1
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.249 r  model3_user3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.102    26.351    model3_user3/studyer/studyer/score1/score_reg_i_11_n_2
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.310    26.661 r  model3_user3/studyer/studyer/score1/score_reg_i_65__0/O
                         net (fo=1, routed)           0.000    26.661    model3_user3/studyer/studyer/score1/score_reg_i_65__0_n_1
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.211 r  model3_user3/studyer/studyer/score1/score_reg_i_26__0/CO[3]
                         net (fo=1, routed)           0.000    27.211    model3_user3/studyer/studyer/score1/score_reg_i_26__0_n_1
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.439 r  model3_user3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          0.957    28.396    model3_user3/studyer/studyer/score1/score_reg_i_12_n_2
    SLICE_X41Y47         LUT3 (Prop_lut3_I0_O)        0.313    28.709 r  model3_user3/studyer/studyer/score1/score_reg_i_103__0/O
                         net (fo=1, routed)           0.000    28.709    model3_user3/studyer/studyer/score1/score_reg_i_103__0_n_1
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.259 r  model3_user3/studyer/studyer/score1/score_reg_i_67__0/CO[3]
                         net (fo=1, routed)           0.000    29.259    model3_user3/studyer/studyer/score1/score_reg_i_67__0_n_1
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.373 r  model3_user3/studyer/studyer/score1/score_reg_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    29.373    model3_user3/studyer/studyer/score1/score_reg_i_30__0_n_1
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.601 r  model3_user3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.227    30.828    model3_user3/studyer/studyer/score1/score_reg_i_13_n_2
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.313    31.141 r  model3_user3/studyer/studyer/score1/score_reg_i_74__0/O
                         net (fo=1, routed)           0.000    31.141    model3_user3/studyer/studyer/score1/score_reg_i_74__0_n_1
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.691 r  model3_user3/studyer/studyer/score1/score_reg_i_34__0/CO[3]
                         net (fo=1, routed)           0.000    31.691    model3_user3/studyer/studyer/score1/score_reg_i_34__0_n_1
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.919 r  model3_user3/studyer/studyer/score1/score_reg_i_14/CO[2]
                         net (fo=13, routed)          1.297    33.216    model3_user3/studyer/studyer/score1/score_reg_i_14_n_2
    SLICE_X43Y45         LUT3 (Prop_lut3_I0_O)        0.313    33.529 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_20__1/O
                         net (fo=1, routed)           0.000    33.529    model3_user3/studyer/studyer/score1/score0__501_carry_i_20__1_n_1
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.079 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    34.079    model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1_n_1
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.307 r  model3_user3/studyer/studyer/score1/score_reg_i_15/CO[2]
                         net (fo=14, routed)          1.027    35.334    model3_user3/studyer/studyer/score1/score_reg_i_15_n_2
    SLICE_X47Y45         LUT5 (Prop_lut5_I4_O)        0.313    35.647 r  model3_user3/studyer/studyer/score1/score_reg_i_6__0/O
                         net (fo=1, routed)           0.818    36.465    model3_user3/studyer/studyer/score1/score_reg_i_6__0_n_1
    RAMB18_X1Y18         RAMB18E1                                     r  model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.219ns  (logic 15.599ns (44.292%)  route 19.620ns (55.708%))
  Logic Levels:           54  (CARRY4=35 FDRE=1 LUT2=2 LUT3=12 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/counter_reg[0]/C
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user2/studyer/studyer/counter_reg[0]/Q
                         net (fo=68, routed)          0.874     1.330    model3_user2/studyer/studyer/score1/score0__501_carry_i_2__0_0[0]
    SLICE_X47Y52         LUT3 (Prop_lut3_I0_O)        0.154     1.484 r  model3_user2/studyer/studyer/score1/score1__0_carry_i_1__0/O
                         net (fo=2, routed)           0.820     2.304    model3_user2/studyer/studyer/score1/score1__0_carry_i_1__0_n_1
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.327     2.631 r  model3_user2/studyer/studyer/score1/score1__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.631    model3_user2/studyer/studyer/score1/score1__0_carry_i_4__0_n_1
    SLICE_X47Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.032 r  model3_user2/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.032    model3_user2/studyer/studyer/score1/score1__0_carry_n_1
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.146 r  model3_user2/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.146    model3_user2/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.480 r  model3_user2/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=4, routed)           0.854     4.334    model3_user2/studyer/studyer/score1/score1[14]
    SLICE_X40Y59         LUT4 (Prop_lut4_I1_O)        0.303     4.637 r  model3_user2/studyer/studyer/score1/score0__8_carry__0_i_10__0/O
                         net (fo=6, routed)           0.302     4.939    model3_user2/studyer/studyer/score1/score0__8_carry__0_i_10__0_n_1
    SLICE_X40Y59         LUT6 (Prop_lut6_I3_O)        0.124     5.063 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0/O
                         net (fo=3, routed)           0.309     5.372    model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0_n_1
    SLICE_X40Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.496 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0/O
                         net (fo=16, routed)          0.853     6.350    model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0_n_1
    SLICE_X40Y59         LUT2 (Prop_lut2_I1_O)        0.152     6.502 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_2__0/O
                         net (fo=1, routed)           0.339     6.841    model3_user2/studyer/studyer/score1/score0__8_carry_i_2__0_n_1
    SLICE_X41Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593     7.434 r  model3_user2/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     7.434    model3_user2/studyer/studyer/score1/score0__8_carry_n_1
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  model3_user2/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.548    model3_user2/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.705 r  model3_user2/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.367     9.072    model3_user2/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X41Y56         LUT3 (Prop_lut3_I0_O)        0.329     9.401 r  model3_user2/studyer/studyer/score1/score_reg_i_275/O
                         net (fo=1, routed)           0.000     9.401    model3_user2/studyer/studyer/score1/score_reg_i_275_n_1
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.951 r  model3_user2/studyer/studyer/score1/score_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000     9.951    model3_user2/studyer/studyer/score1/score_reg_i_248_n_1
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.179 r  model3_user2/studyer/studyer/score1/score_reg_i_247/CO[2]
                         net (fo=12, routed)          1.039    11.218    model3_user2/studyer/studyer/score1/score_reg_i_247_n_2
    SLICE_X44Y56         LUT3 (Prop_lut3_I0_O)        0.313    11.531 r  model3_user2/studyer/studyer/score1/score_reg_i_257/O
                         net (fo=1, routed)           0.000    11.531    model3_user2/studyer/studyer/score1/score_reg_i_257_n_1
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.932 r  model3_user2/studyer/studyer/score1/score_reg_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.932    model3_user2/studyer/studyer/score1/score_reg_i_226_n_1
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.046 r  model3_user2/studyer/studyer/score1/score_reg_i_222/CO[3]
                         net (fo=1, routed)           0.000    12.046    model3_user2/studyer/studyer/score1/score_reg_i_222_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.274 r  model3_user2/studyer/studyer/score1/score_reg_i_221/CO[2]
                         net (fo=12, routed)          1.175    13.449    model3_user2/studyer/studyer/score1/score_reg_i_221_n_2
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.313    13.762 r  model3_user2/studyer/studyer/score1/score_reg_i_233/O
                         net (fo=1, routed)           0.000    13.762    model3_user2/studyer/studyer/score1/score_reg_i_233_n_1
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.295 r  model3_user2/studyer/studyer/score1/score_reg_i_191/CO[3]
                         net (fo=1, routed)           0.000    14.295    model3_user2/studyer/studyer/score1/score_reg_i_191_n_1
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.412 r  model3_user2/studyer/studyer/score1/score_reg_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.412    model3_user2/studyer/studyer/score1/score_reg_i_187_n_1
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.641 r  model3_user2/studyer/studyer/score1/score_reg_i_186/CO[2]
                         net (fo=12, routed)          1.167    15.808    model3_user2/studyer/studyer/score1/score_reg_i_186_n_2
    SLICE_X40Y56         LUT3 (Prop_lut3_I0_O)        0.310    16.118 r  model3_user2/studyer/studyer/score1/score_reg_i_198/O
                         net (fo=1, routed)           0.000    16.118    model3_user2/studyer/studyer/score1/score_reg_i_198_n_1
    SLICE_X40Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.668 r  model3_user2/studyer/studyer/score1/score_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    16.668    model3_user2/studyer/studyer/score1/score_reg_i_128_n_1
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.782 r  model3_user2/studyer/studyer/score1/score_reg_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.782    model3_user2/studyer/studyer/score1/score_reg_i_124_n_1
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.010 r  model3_user2/studyer/studyer/score1/score_reg_i_123/CO[2]
                         net (fo=12, routed)          1.360    18.369    model3_user2/studyer/studyer/score1/score_reg_i_123_n_2
    SLICE_X38Y55         LUT3 (Prop_lut3_I0_O)        0.313    18.682 r  model3_user2/studyer/studyer/score1/score_reg_i_183/O
                         net (fo=1, routed)           0.000    18.682    model3_user2/studyer/studyer/score1/score_reg_i_183_n_1
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.058 r  model3_user2/studyer/studyer/score1/score_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    19.058    model3_user2/studyer/studyer/score1/score_reg_i_118_n_1
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.175 r  model3_user2/studyer/studyer/score1/score_reg_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.175    model3_user2/studyer/studyer/score1/score_reg_i_59_n_1
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.404 r  model3_user2/studyer/studyer/score1/score_reg_i_58/CO[2]
                         net (fo=12, routed)          1.023    20.428    model3_user2/studyer/studyer/score1/score_reg_i_58_n_2
    SLICE_X36Y57         LUT3 (Prop_lut3_I0_O)        0.310    20.738 r  model3_user2/studyer/studyer/score1/score_reg_i_181/O
                         net (fo=1, routed)           0.000    20.738    model3_user2/studyer/studyer/score1/score_reg_i_181_n_1
    SLICE_X36Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.136 r  model3_user2/studyer/studyer/score1/score_reg_i_117/CO[3]
                         net (fo=1, routed)           0.000    21.136    model3_user2/studyer/studyer/score1/score_reg_i_117_n_1
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.250 r  model3_user2/studyer/studyer/score1/score_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.250    model3_user2/studyer/studyer/score1/score_reg_i_57_n_1
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.478 r  model3_user2/studyer/studyer/score1/score_reg_i_26/CO[2]
                         net (fo=13, routed)          1.554    23.031    model3_user2/studyer/studyer/score1/score_reg_i_26_n_2
    SLICE_X36Y53         LUT3 (Prop_lut3_I0_O)        0.313    23.344 r  model3_user2/studyer/studyer/score1/score_reg_i_136/O
                         net (fo=1, routed)           0.000    23.344    model3_user2/studyer/studyer/score1/score_reg_i_136_n_1
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.894 r  model3_user2/studyer/studyer/score1/score_reg_i_63/CO[3]
                         net (fo=1, routed)           0.000    23.894    model3_user2/studyer/studyer/score1/score_reg_i_63_n_1
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.122 r  model3_user2/studyer/studyer/score1/score_reg_i_27/CO[2]
                         net (fo=13, routed)          0.957    25.080    model3_user2/studyer/studyer/score1/score_reg_i_27_n_2
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.313    25.393 r  model3_user2/studyer/studyer/score1/score_reg_i_204/O
                         net (fo=1, routed)           0.000    25.393    model3_user2/studyer/studyer/score1/score_reg_i_204_n_1
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.943 r  model3_user2/studyer/studyer/score1/score_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    25.943    model3_user2/studyer/studyer/score1/score_reg_i_138_n_1
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.057 r  model3_user2/studyer/studyer/score1/score_reg_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.057    model3_user2/studyer/studyer/score1/score_reg_i_67_n_1
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.285 r  model3_user2/studyer/studyer/score1/score_reg_i_28/CO[2]
                         net (fo=13, routed)          1.185    27.470    model3_user2/studyer/studyer/score1/score_reg_i_28_n_2
    SLICE_X37Y57         LUT3 (Prop_lut3_I0_O)        0.313    27.783 r  model3_user2/studyer/studyer/score1/score_reg_i_205/O
                         net (fo=1, routed)           0.000    27.783    model3_user2/studyer/studyer/score1/score_reg_i_205_n_1
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.184 r  model3_user2/studyer/studyer/score1/score_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000    28.184    model3_user2/studyer/studyer/score1/score_reg_i_143_n_1
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.298 r  model3_user2/studyer/studyer/score1/score_reg_i_71/CO[3]
                         net (fo=1, routed)           0.000    28.298    model3_user2/studyer/studyer/score1/score_reg_i_71_n_1
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.526 r  model3_user2/studyer/studyer/score1/score_reg_i_29/CO[2]
                         net (fo=13, routed)          1.310    29.836    model3_user2/studyer/studyer/score1/score_reg_i_29_n_2
    SLICE_X43Y61         LUT3 (Prop_lut3_I0_O)        0.313    30.149 r  model3_user2/studyer/studyer/score1/score_reg_i_77/O
                         net (fo=1, routed)           0.000    30.149    model3_user2/studyer/studyer/score1/score_reg_i_77_n_1
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    30.719 r  model3_user2/studyer/studyer/score1/score_reg_i_30/CO[2]
                         net (fo=13, routed)          1.242    31.961    model3_user2/studyer/studyer/score1/score_reg_i_30_n_2
    SLICE_X43Y54         LUT3 (Prop_lut3_I0_O)        0.313    32.274 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_22__0/O
                         net (fo=1, routed)           0.000    32.274    model3_user2/studyer/studyer/score1/score0__501_carry_i_22__0_n_1
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.675 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    32.675    model3_user2/studyer/studyer/score1/score0__501_carry_i_12__0_n_1
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.789 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    32.789    model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0_n_1
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    33.017 r  model3_user2/studyer/studyer/score1/score_reg_i_31/CO[2]
                         net (fo=14, routed)          1.094    34.111    model3_user2/studyer/studyer/score1/score_reg_i_31_n_2
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.313    34.424 r  model3_user2/studyer/studyer/score1/score_reg_i_15__0/O
                         net (fo=1, routed)           0.795    35.219    model3_user1/studyer/studyer/score1/ADDRBWRADDR[2]
    RAMB18_X2Y22         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.190ns  (logic 15.795ns (46.197%)  route 18.395ns (53.803%))
  Logic Levels:           54  (CARRY4=35 FDRE=1 LUT2=1 LUT3=12 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/counter_reg[0]/C
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user1/studyer/studyer/counter_reg[0]/Q
                         net (fo=68, routed)          1.365     1.821    model3_user1/studyer/studyer/score1/score0__501_carry_i_2_0[0]
    SLICE_X59Y53         LUT3 (Prop_lut3_I0_O)        0.154     1.975 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.820     2.796    model3_user1/studyer/studyer/score1/score1__0_carry_i_1_n_1
    SLICE_X59Y53         LUT4 (Prop_lut4_I3_O)        0.327     3.123 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.123    model3_user1/studyer/studyer/score1/score1__0_carry_i_4_n_1
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.524 r  model3_user1/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.524    model3_user1/studyer/studyer/score1/score1__0_carry_n_1
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.638 r  model3_user1/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.638    model3_user1/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.972 r  model3_user1/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=4, routed)           0.514     4.486    model3_user1/studyer/studyer/score1/score1[14]
    SLICE_X58Y55         LUT4 (Prop_lut4_I1_O)        0.303     4.789 r  model3_user1/studyer/studyer/score1/score0__8_carry__0_i_10/O
                         net (fo=6, routed)           0.593     5.382    model3_user1/studyer/studyer/score1/score0__8_carry__0_i_10_n_1
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.124     5.506 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=3, routed)           0.478     5.984    model3_user1/studyer/studyer/score1/score0__8_carry_i_9_n_1
    SLICE_X60Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.108 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=16, routed)          1.180     7.288    model3_user1/studyer/studyer/score1/score0__8_carry_i_1_n_1
    SLICE_X58Y56         LUT4 (Prop_lut4_I0_O)        0.124     7.412 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_7/O
                         net (fo=1, routed)           0.000     7.412    model3_user1/studyer/studyer/score1/score0__8_carry_i_7_n_1
    SLICE_X58Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.962 r  model3_user1/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     7.962    model3_user1/studyer/studyer/score1/score0__8_carry_n_1
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  model3_user1/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.076    model3_user1/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.233 r  model3_user1/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.033     9.266    model3_user1/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X59Y56         LUT3 (Prop_lut3_I0_O)        0.329     9.595 r  model3_user1/studyer/studyer/score1/score_reg_i_269/O
                         net (fo=1, routed)           0.000     9.595    model3_user1/studyer/studyer/score1/score_reg_i_269_n_1
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.145 r  model3_user1/studyer/studyer/score1/score_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    10.145    model3_user1/studyer/studyer/score1/score_reg_i_239_n_1
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.259 r  model3_user1/studyer/studyer/score1/score_reg_i_235/CO[3]
                         net (fo=1, routed)           0.000    10.259    model3_user1/studyer/studyer/score1/score_reg_i_235_n_1
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.487 r  model3_user1/studyer/studyer/score1/score_reg_i_234/CO[2]
                         net (fo=12, routed)          0.902    11.389    model3_user1/studyer/studyer/score1/score_reg_i_234_n_2
    SLICE_X61Y56         LUT3 (Prop_lut3_I0_O)        0.313    11.702 r  model3_user1/studyer/studyer/score1/score_reg_i_246/O
                         net (fo=1, routed)           0.000    11.702    model3_user1/studyer/studyer/score1/score_reg_i_246_n_1
    SLICE_X61Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.252 r  model3_user1/studyer/studyer/score1/score_reg_i_213/CO[3]
                         net (fo=1, routed)           0.000    12.252    model3_user1/studyer/studyer/score1/score_reg_i_213_n_1
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.366 r  model3_user1/studyer/studyer/score1/score_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    12.366    model3_user1/studyer/studyer/score1/score_reg_i_209_n_1
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.594 r  model3_user1/studyer/studyer/score1/score_reg_i_208/CO[2]
                         net (fo=12, routed)          1.064    13.658    model3_user1/studyer/studyer/score1/score_reg_i_208_n_2
    SLICE_X63Y55         LUT3 (Prop_lut3_I0_O)        0.313    13.971 r  model3_user1/studyer/studyer/score1/score_reg_i_218/O
                         net (fo=1, routed)           0.000    13.971    model3_user1/studyer/studyer/score1/score_reg_i_218_n_1
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.372 r  model3_user1/studyer/studyer/score1/score_reg_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.372    model3_user1/studyer/studyer/score1/score_reg_i_163_n_1
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.486 r  model3_user1/studyer/studyer/score1/score_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    14.486    model3_user1/studyer/studyer/score1/score_reg_i_159_n_1
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.714 r  model3_user1/studyer/studyer/score1/score_reg_i_158/CO[2]
                         net (fo=12, routed)          1.084    15.798    model3_user1/studyer/studyer/score1/score_reg_i_158_n_2
    SLICE_X64Y56         LUT3 (Prop_lut3_I0_O)        0.313    16.111 r  model3_user1/studyer/studyer/score1/score_reg_i_166/O
                         net (fo=1, routed)           0.000    16.111    model3_user1/studyer/studyer/score1/score_reg_i_166_n_1
    SLICE_X64Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.644 r  model3_user1/studyer/studyer/score1/score_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    16.644    model3_user1/studyer/studyer/score1/score_reg_i_89_n_1
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.873 r  model3_user1/studyer/studyer/score1/score_reg_i_88/CO[2]
                         net (fo=12, routed)          0.803    17.676    model3_user1/studyer/studyer/score1/score_reg_i_88_n_2
    SLICE_X65Y55         LUT3 (Prop_lut3_I0_O)        0.310    17.986 r  model3_user1/studyer/studyer/score1/score_reg_i_157/O
                         net (fo=1, routed)           0.000    17.986    model3_user1/studyer/studyer/score1/score_reg_i_157_n_1
    SLICE_X65Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.536 r  model3_user1/studyer/studyer/score1/score_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000    18.536    model3_user1/studyer/studyer/score1/score_reg_i_83_n_1
    SLICE_X65Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.650 r  model3_user1/studyer/studyer/score1/score_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.650    model3_user1/studyer/studyer/score1/score_reg_i_34_n_1
    SLICE_X65Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.878 r  model3_user1/studyer/studyer/score1/score_reg_i_33/CO[2]
                         net (fo=12, routed)          1.370    20.248    model3_user1/studyer/studyer/score1/score_reg_i_33_n_2
    SLICE_X61Y54         LUT3 (Prop_lut3_I0_O)        0.313    20.561 r  model3_user1/studyer/studyer/score1/score_reg_i_86/O
                         net (fo=1, routed)           0.000    20.561    model3_user1/studyer/studyer/score1/score_reg_i_86_n_1
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.111 r  model3_user1/studyer/studyer/score1/score_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.111    model3_user1/studyer/studyer/score1/score_reg_i_32_n_1
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.339 r  model3_user1/studyer/studyer/score1/score_reg_i_19/CO[2]
                         net (fo=13, routed)          1.045    22.384    model3_user1/studyer/studyer/score1/score_reg_i_19_n_2
    SLICE_X62Y56         LUT3 (Prop_lut3_I0_O)        0.313    22.697 r  model3_user1/studyer/studyer/score1/score_reg_i_101/O
                         net (fo=1, routed)           0.000    22.697    model3_user1/studyer/studyer/score1/score_reg_i_101_n_1
    SLICE_X62Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.247 r  model3_user1/studyer/studyer/score1/score_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.247    model3_user1/studyer/studyer/score1/score_reg_i_38_n_1
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.475 r  model3_user1/studyer/studyer/score1/score_reg_i_20/CO[2]
                         net (fo=13, routed)          1.185    24.660    model3_user1/studyer/studyer/score1/score_reg_i_20_n_2
    SLICE_X62Y52         LUT3 (Prop_lut3_I0_O)        0.313    24.973 r  model3_user1/studyer/studyer/score1/score_reg_i_176/O
                         net (fo=1, routed)           0.000    24.973    model3_user1/studyer/studyer/score1/score_reg_i_176_n_1
    SLICE_X62Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.523 r  model3_user1/studyer/studyer/score1/score_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000    25.523    model3_user1/studyer/studyer/score1/score_reg_i_103_n_1
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.637 r  model3_user1/studyer/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.637    model3_user1/studyer/studyer/score1/score_reg_i_42_n_1
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.865 r  model3_user1/studyer/studyer/score1/score_reg_i_21/CO[2]
                         net (fo=13, routed)          1.569    27.433    model3_user1/studyer/studyer/score1/score_reg_i_21_n_2
    SLICE_X62Y50         LUT3 (Prop_lut3_I0_O)        0.313    27.746 r  model3_user1/studyer/studyer/score1/score_reg_i_109/O
                         net (fo=1, routed)           0.000    27.746    model3_user1/studyer/studyer/score1/score_reg_i_109_n_1
    SLICE_X62Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.147 r  model3_user1/studyer/studyer/score1/score_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    28.147    model3_user1/studyer/studyer/score1/score_reg_i_46_n_1
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.375 r  model3_user1/studyer/studyer/score1/score_reg_i_22/CO[2]
                         net (fo=13, routed)          0.909    29.284    model3_user1/studyer/studyer/score1/score_reg_i_22_n_2
    SLICE_X63Y51         LUT3 (Prop_lut3_I0_O)        0.313    29.597 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_25/O
                         net (fo=1, routed)           0.000    29.597    model3_user1/studyer/studyer/score1/score0__501_carry_i_25_n_1
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.998 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.998    model3_user1/studyer/studyer/score1/score0__501_carry_i_17_n_1
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.112 r  model3_user1/studyer/studyer/score1/score_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    30.112    model3_user1/studyer/studyer/score1/score_reg_i_50_n_1
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.340 r  model3_user1/studyer/studyer/score1/score_reg_i_23/CO[2]
                         net (fo=13, routed)          1.218    31.558    model3_user1/studyer/studyer/score1/score_reg_i_23_n_2
    SLICE_X57Y52         LUT3 (Prop_lut3_I0_O)        0.313    31.871 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_22/O
                         net (fo=1, routed)           0.000    31.871    model3_user1/studyer/studyer/score1/score0__501_carry_i_22_n_1
    SLICE_X57Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.272 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.272    model3_user1/studyer/studyer/score1/score0__501_carry_i_12_n_1
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.386 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.386    model3_user1/studyer/studyer/score1/score0__501_carry_i_8_n_1
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.614 r  model3_user1/studyer/studyer/score1/score_reg_i_24/CO[2]
                         net (fo=14, routed)          0.538    33.152    model3_user1/studyer/studyer/score1/score_reg_i_24_n_2
    SLICE_X56Y54         LUT5 (Prop_lut5_I4_O)        0.313    33.465 r  model3_user1/studyer/studyer/score1/score_reg_i_7/O
                         net (fo=1, routed)           0.726    34.190    model3_user1/studyer/studyer/score1/score_reg_i_7_n_1
    RAMB18_X2Y22         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/studyer/studyer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.139ns  (logic 14.321ns (41.949%)  route 19.818ns (58.052%))
  Logic Levels:           45  (CARRY4=27 FDRE=1 LUT2=2 LUT3=11 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE                         0.000     0.000 r  model3_user3/studyer/studyer/counter_reg[1]/C
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  model3_user3/studyer/studyer/counter_reg[1]/Q
                         net (fo=61, routed)          1.945     2.463    model3_user3/studyer/studyer/score1/DI[0]
    SLICE_X46Y47         LUT3 (Prop_lut3_I0_O)        0.124     2.587 r  model3_user3/studyer/studyer/score1/score1__0_carry__0_i_4__1/O
                         net (fo=2, routed)           0.964     3.551    model3_user3/studyer/studyer/score1/score1__0_carry__0_i_4__1_n_1
    SLICE_X42Y47         LUT4 (Prop_lut4_I0_O)        0.124     3.675 r  model3_user3/studyer/studyer/score1/score1__0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     3.675    model3_user3/studyer/studyer/score1/score1__0_carry__0_i_8__1_n_1
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.188 r  model3_user3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.188    model3_user3/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.511 r  model3_user3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=4, routed)           0.790     5.301    model3_user3/studyer/studyer/score1/score1[14]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.306     5.607 r  model3_user3/studyer/studyer/score1/score0__8_carry__0_i_10__1/O
                         net (fo=6, routed)           0.842     6.449    model3_user3/studyer/studyer/score1/score0__8_carry__0_i_10__1_n_1
    SLICE_X38Y51         LUT6 (Prop_lut6_I3_O)        0.124     6.573 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1/O
                         net (fo=3, routed)           0.478     7.051    model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1_n_1
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.175 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_1__1/O
                         net (fo=16, routed)          0.777     7.952    model3_user3/studyer/studyer/score1/score0__8_carry_i_1__1_n_1
    SLICE_X38Y50         LUT2 (Prop_lut2_I1_O)        0.153     8.105 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_2__1/O
                         net (fo=1, routed)           0.341     8.445    model3_user3/studyer/studyer/score1/score0__8_carry_i_2__1_n_1
    SLICE_X37Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.592     9.037 r  model3_user3/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     9.037    model3_user3/studyer/studyer/score1/score0__8_carry_n_1
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  model3_user3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.151    model3_user3/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.308 r  model3_user3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.036    10.344    model3_user3/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.329    10.673 r  model3_user3/studyer/studyer/score1/score_reg_i_139__0/O
                         net (fo=1, routed)           0.000    10.673    model3_user3/studyer/studyer/score1/score_reg_i_139__0_n_1
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.223 r  model3_user3/studyer/studyer/score1/score_reg_i_122__0/CO[3]
                         net (fo=1, routed)           0.001    11.224    model3_user3/studyer/studyer/score1/score_reg_i_122__0_n_1
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.338 r  model3_user3/studyer/studyer/score1/score_reg_i_118__0/CO[3]
                         net (fo=1, routed)           0.000    11.338    model3_user3/studyer/studyer/score1/score_reg_i_118__0_n_1
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.566 r  model3_user3/studyer/studyer/score1/score_reg_i_117__0/CO[2]
                         net (fo=12, routed)          1.336    12.902    model3_user3/studyer/studyer/score1/score_reg_i_117__0_n_2
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.313    13.215 r  model3_user3/studyer/studyer/score1/score_reg_i_125__0/O
                         net (fo=1, routed)           0.000    13.215    model3_user3/studyer/studyer/score1/score_reg_i_125__0_n_1
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.765 r  model3_user3/studyer/studyer/score1/score_reg_i_105__0/CO[3]
                         net (fo=1, routed)           0.000    13.765    model3_user3/studyer/studyer/score1/score_reg_i_105__0_n_1
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.993 r  model3_user3/studyer/studyer/score1/score_reg_i_104__0/CO[2]
                         net (fo=12, routed)          1.690    15.683    model3_user3/studyer/studyer/score1/score_reg_i_104__0_n_2
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.313    15.996 r  model3_user3/studyer/studyer/score1/score_reg_i_116__0/O
                         net (fo=1, routed)           0.000    15.996    model3_user3/studyer/studyer/score1/score_reg_i_116__0_n_1
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.546 r  model3_user3/studyer/studyer/score1/score_reg_i_87__0/CO[3]
                         net (fo=1, routed)           0.000    16.546    model3_user3/studyer/studyer/score1/score_reg_i_87__0_n_1
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.880 r  model3_user3/studyer/studyer/score1/score_reg_i_83__0/O[1]
                         net (fo=2, routed)           0.953    17.833    model3_user3/studyer/studyer/score1/score_reg_i_83__0_n_7
    SLICE_X37Y48         LUT3 (Prop_lut3_I2_O)        0.303    18.136 r  model3_user3/studyer/studyer/score1/score_reg_i_89__0/O
                         net (fo=1, routed)           0.000    18.136    model3_user3/studyer/studyer/score1/score_reg_i_89__0_n_1
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.534 r  model3_user3/studyer/studyer/score1/score_reg_i_48__0/CO[3]
                         net (fo=1, routed)           0.000    18.534    model3_user3/studyer/studyer/score1/score_reg_i_48__0_n_1
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.762 r  model3_user3/studyer/studyer/score1/score_reg_i_47__0/CO[2]
                         net (fo=12, routed)          1.178    19.940    model3_user3/studyer/studyer/score1/score_reg_i_47__0_n_2
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.313    20.253 r  model3_user3/studyer/studyer/score1/score_reg_i_50__0/O
                         net (fo=1, routed)           0.000    20.253    model3_user3/studyer/studyer/score1/score_reg_i_50__0_n_1
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    20.823 r  model3_user3/studyer/studyer/score1/score_reg_i_17/CO[2]
                         net (fo=12, routed)          1.339    22.161    model3_user3/studyer/studyer/score1/score_reg_i_17_n_2
    SLICE_X39Y46         LUT3 (Prop_lut3_I0_O)        0.313    22.474 r  model3_user3/studyer/studyer/score1/score_reg_i_76__0/O
                         net (fo=1, routed)           0.000    22.474    model3_user3/studyer/studyer/score1/score_reg_i_76__0_n_1
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.875 r  model3_user3/studyer/studyer/score1/score_reg_i_41__0/CO[3]
                         net (fo=1, routed)           0.000    22.875    model3_user3/studyer/studyer/score1/score_reg_i_41__0_n_1
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.989 r  model3_user3/studyer/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.989    model3_user3/studyer/studyer/score1/score_reg_i_16_n_1
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.217 r  model3_user3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          0.956    24.174    model3_user3/studyer/studyer/score1/score_reg_i_10_n_2
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.313    24.487 r  model3_user3/studyer/studyer/score1/score_reg_i_60__0/O
                         net (fo=1, routed)           0.000    24.487    model3_user3/studyer/studyer/score1/score_reg_i_60__0_n_1
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.020 r  model3_user3/studyer/studyer/score1/score_reg_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    25.020    model3_user3/studyer/studyer/score1/score_reg_i_22__0_n_1
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.249 r  model3_user3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.102    26.351    model3_user3/studyer/studyer/score1/score_reg_i_11_n_2
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.310    26.661 r  model3_user3/studyer/studyer/score1/score_reg_i_65__0/O
                         net (fo=1, routed)           0.000    26.661    model3_user3/studyer/studyer/score1/score_reg_i_65__0_n_1
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.211 r  model3_user3/studyer/studyer/score1/score_reg_i_26__0/CO[3]
                         net (fo=1, routed)           0.000    27.211    model3_user3/studyer/studyer/score1/score_reg_i_26__0_n_1
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.439 r  model3_user3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          0.957    28.396    model3_user3/studyer/studyer/score1/score_reg_i_12_n_2
    SLICE_X41Y47         LUT3 (Prop_lut3_I0_O)        0.313    28.709 r  model3_user3/studyer/studyer/score1/score_reg_i_103__0/O
                         net (fo=1, routed)           0.000    28.709    model3_user3/studyer/studyer/score1/score_reg_i_103__0_n_1
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.259 r  model3_user3/studyer/studyer/score1/score_reg_i_67__0/CO[3]
                         net (fo=1, routed)           0.000    29.259    model3_user3/studyer/studyer/score1/score_reg_i_67__0_n_1
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.373 r  model3_user3/studyer/studyer/score1/score_reg_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    29.373    model3_user3/studyer/studyer/score1/score_reg_i_30__0_n_1
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.601 r  model3_user3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.227    30.828    model3_user3/studyer/studyer/score1/score_reg_i_13_n_2
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.313    31.141 r  model3_user3/studyer/studyer/score1/score_reg_i_74__0/O
                         net (fo=1, routed)           0.000    31.141    model3_user3/studyer/studyer/score1/score_reg_i_74__0_n_1
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.691 r  model3_user3/studyer/studyer/score1/score_reg_i_34__0/CO[3]
                         net (fo=1, routed)           0.000    31.691    model3_user3/studyer/studyer/score1/score_reg_i_34__0_n_1
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.919 r  model3_user3/studyer/studyer/score1/score_reg_i_14/CO[2]
                         net (fo=13, routed)          1.096    33.015    model3_user3/studyer/studyer/score1/score_reg_i_14_n_2
    SLICE_X42Y45         LUT5 (Prop_lut5_I4_O)        0.313    33.328 r  model3_user3/studyer/studyer/score1/score_reg_i_5__0/O
                         net (fo=1, routed)           0.812    34.139    model3_user3/studyer/studyer/score1/score_reg_i_5__0_n_1
    RAMB18_X1Y18         RAMB18E1                                     r  model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model3_user1/studyer/studyer/counter_time_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/music_play_length_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.555%)  route 0.120ns (48.445%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/counter_time_reg[3]/C
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  model3_user1/studyer/studyer/counter_time_reg[3]/Q
                         net (fo=60, routed)          0.120     0.248    model3_user1/studyer/studyer/counter_time_reg_n_1_[3]
    SLICE_X64Y51         FDRE                                         r  model3_user1/studyer/studyer/music_play_length_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/note_code_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/studyer/music_play_reg_0_127_0_0__6/HIGH/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/note_code_reg[7]/C
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user2/studyer/studyer/note_code_reg[7]/Q
                         net (fo=12, routed)          0.122     0.263    model3_user2/studyer/studyer/music_play_reg_0_127_0_0__6/D
    SLICE_X46Y56         RAMS64E                                      r  model3_user2/studyer/studyer/music_play_reg_0_127_0_0__6/HIGH/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/note_code_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/studyer/music_play_reg_0_127_0_0__6/LOW/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/note_code_reg[7]/C
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user2/studyer/studyer/note_code_reg[7]/Q
                         net (fo=12, routed)          0.122     0.263    model3_user2/studyer/studyer/music_play_reg_0_127_0_0__6/D
    SLICE_X46Y56         RAMS64E                                      r  model3_user2/studyer/studyer/music_play_reg_0_127_0_0__6/LOW/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/note_code_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/studyer/music_play_reg_0_15_0_0__3/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.204%)  route 0.124ns (46.796%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/note_code_reg[4]/C
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user2/studyer/studyer/note_code_reg[4]/Q
                         net (fo=6, routed)           0.124     0.265    model3_user2/studyer/studyer/music_play_reg_0_15_0_0__3/D
    SLICE_X46Y55         RAMS32                                       r  model3_user2/studyer/studyer/music_play_reg_0_15_0_0__3/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/note_code_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/studyer/music_play_reg_0_127_0_0__1/HIGH/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.777%)  route 0.126ns (47.223%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/note_code_reg[2]/C
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user2/studyer/studyer/note_code_reg[2]/Q
                         net (fo=6, routed)           0.126     0.267    model3_user2/studyer/studyer/music_play_reg_0_127_0_0__1/D
    SLICE_X42Y55         RAMS64E                                      r  model3_user2/studyer/studyer/music_play_reg_0_127_0_0__1/HIGH/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/note_code_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/studyer/music_play_reg_0_127_0_0__1/LOW/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.777%)  route 0.126ns (47.223%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/note_code_reg[2]/C
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user2/studyer/studyer/note_code_reg[2]/Q
                         net (fo=6, routed)           0.126     0.267    model3_user2/studyer/studyer/music_play_reg_0_127_0_0__1/D
    SLICE_X42Y55         RAMS64E                                      r  model3_user2/studyer/studyer/music_play_reg_0_127_0_0__1/LOW/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/studyer/studyer/note_code_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/studyer/studyer/music_play_reg_0_15_0_0__4/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.636%)  route 0.132ns (48.364%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE                         0.000     0.000 r  model3_user3/studyer/studyer/note_code_reg[5]/C
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user3/studyer/studyer/note_code_reg[5]/Q
                         net (fo=12, routed)          0.132     0.273    model3_user3/studyer/studyer/music_play_reg_0_15_0_0__4/D
    SLICE_X38Y53         RAMS32                                       r  model3_user3/studyer/studyer/music_play_reg_0_15_0_0__4/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/studyer/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.186ns (66.784%)  route 0.093ns (33.216%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/counter_reg[2]/C
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user2/studyer/studyer/counter_reg[2]/Q
                         net (fo=52, routed)          0.093     0.234    model3_user2/studyer/studyer/counter_reg[2]_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.045     0.279 r  model3_user2/studyer/studyer/counter[6]_i_1__1/O
                         net (fo=1, routed)           0.000     0.279    model3_user2/studyer/studyer/counter[6]_i_1__1_n_1
    SLICE_X46Y51         FDRE                                         r  model3_user2/studyer/studyer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/setter1/note_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/setter1/note_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDRE                         0.000     0.000 r  model3_user3/setter1/note_reg[3]/C
    SLICE_X32Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user3/setter1/note_reg[3]/Q
                         net (fo=59, routed)          0.098     0.239    model3_user3/setter1/note[3]
    SLICE_X33Y68         LUT6 (Prop_lut6_I3_O)        0.045     0.284 r  model3_user3/setter1/note[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.284    model3_user3/setter1/note[2]_i_1__1_n_1
    SLICE_X33Y68         FDRE                                         r  model3_user3/setter1/note_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/studyer/studyer_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/studyer/studyer/music_over_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE                         0.000     0.000 r  model3_user3/studyer/studyer_en_reg/C
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user3/studyer/studyer_en_reg/Q
                         net (fo=24, routed)          0.109     0.250    model3_user3/studyer_n_17
    SLICE_X41Y50         LUT5 (Prop_lut5_I3_O)        0.045     0.295 r  model3_user3/music_over_i_1/O
                         net (fo=1, routed)           0.000     0.295    model3_user3/studyer/studyer/music_over_reg_0
    SLICE_X41Y50         FDRE                                         r  model3_user3/studyer/studyer/music_over_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  c0_clk_gen
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.508ns  (logic 4.264ns (50.120%)  route 4.244ns (49.880%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.609    -2.243    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y78         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDCE (Prop_fdce_C_Q)         0.456    -1.787 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/Q
                         net (fo=27, routed)          1.022    -0.765    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[7]
    SLICE_X61Y79         LUT6 (Prop_lut6_I1_O)        0.124    -0.641 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           0.996     0.354    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_1
    SLICE_X63Y81         LUT6 (Prop_lut6_I4_O)        0.124     0.478 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           2.226     2.705    rgb_OBUF[4]
    A6                   OBUF (Prop_obuf_I_O)         3.560     6.265 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.265    rgb[6]
    A6                                                                r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.508ns  (logic 4.263ns (50.113%)  route 4.244ns (49.887%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.609    -2.243    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y78         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDCE (Prop_fdce_C_Q)         0.456    -1.787 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/Q
                         net (fo=27, routed)          1.022    -0.765    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[7]
    SLICE_X61Y79         LUT6 (Prop_lut6_I1_O)        0.124    -0.641 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           0.996     0.354    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_1
    SLICE_X63Y81         LUT6 (Prop_lut6_I4_O)        0.124     0.478 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           2.227     2.705    rgb_OBUF[4]
    B6                   OBUF (Prop_obuf_I_O)         3.559     6.265 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.265    rgb[7]
    B6                                                                r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.431ns  (logic 4.201ns (49.832%)  route 4.230ns (50.168%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.612    -2.240    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y80         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDCE (Prop_fdce_C_Q)         0.456    -1.784 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/Q
                         net (fo=8, routed)           0.833    -0.951    vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]
    SLICE_X62Y80         LUT3 (Prop_lut3_I2_O)        0.124    -0.827 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2/O
                         net (fo=6, routed)           0.844     0.017    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2_n_1
    SLICE_X63Y81         LUT6 (Prop_lut6_I0_O)        0.124     0.141 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           2.553     2.694    rgb_OBUF[8]
    F5                   OBUF (Prop_obuf_I_O)         3.497     6.191 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.191    rgb[11]
    F5                                                                r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.356ns  (logic 4.491ns (53.741%)  route 3.866ns (46.259%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.615    -2.237    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y82         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.456    -1.781 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/Q
                         net (fo=9, routed)           0.912    -0.868    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
    SLICE_X62Y82         LUT5 (Prop_lut5_I4_O)        0.152    -0.716 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           0.889     0.173    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_1
    SLICE_X63Y82         LUT6 (Prop_lut6_I1_O)        0.326     0.499 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.064     2.563    rgb_OBUF[5]
    A5                   OBUF (Prop_obuf_I_O)         3.557     6.119 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.119    rgb[5]
    A5                                                                r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.353ns  (logic 4.262ns (51.025%)  route 4.091ns (48.975%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.609    -2.243    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y78         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDCE (Prop_fdce_C_Q)         0.456    -1.787 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/Q
                         net (fo=27, routed)          1.022    -0.765    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[7]
    SLICE_X61Y79         LUT6 (Prop_lut6_I1_O)        0.124    -0.641 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           0.996     0.354    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_1
    SLICE_X63Y81         LUT6 (Prop_lut6_I4_O)        0.124     0.478 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           2.073     2.552    rgb_OBUF[4]
    D8                   OBUF (Prop_obuf_I_O)         3.558     6.110 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.110    rgb[4]
    D8                                                                r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.339ns  (logic 4.250ns (50.968%)  route 4.089ns (49.032%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.612    -2.240    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y80         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDCE (Prop_fdce_C_Q)         0.456    -1.784 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/Q
                         net (fo=8, routed)           0.833    -0.951    vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]
    SLICE_X62Y80         LUT3 (Prop_lut3_I2_O)        0.124    -0.827 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2/O
                         net (fo=6, routed)           0.844     0.017    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2_n_1
    SLICE_X63Y81         LUT6 (Prop_lut6_I0_O)        0.124     0.141 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           2.412     2.553    rgb_OBUF[8]
    C6                   OBUF (Prop_obuf_I_O)         3.546     6.099 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.099    rgb[10]
    C6                                                                r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.280ns  (logic 4.262ns (51.477%)  route 4.018ns (48.523%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.609    -2.243    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y78         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDCE (Prop_fdce_C_Q)         0.456    -1.787 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/Q
                         net (fo=27, routed)          1.022    -0.765    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[7]
    SLICE_X61Y79         LUT6 (Prop_lut6_I1_O)        0.124    -0.641 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           0.828     0.186    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_1
    SLICE_X63Y81         LUT6 (Prop_lut6_I4_O)        0.124     0.310 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.168     2.479    rgb_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.558     6.037 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.037    rgb[3]
    C7                                                                r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.202ns  (logic 4.265ns (51.996%)  route 3.937ns (48.004%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.612    -2.240    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y80         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDCE (Prop_fdce_C_Q)         0.456    -1.784 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/Q
                         net (fo=8, routed)           0.833    -0.951    vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]
    SLICE_X62Y80         LUT3 (Prop_lut3_I2_O)        0.124    -0.827 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2/O
                         net (fo=6, routed)           0.844     0.017    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2_n_1
    SLICE_X63Y81         LUT6 (Prop_lut6_I0_O)        0.124     0.141 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           2.261     2.401    rgb_OBUF[8]
    B7                   OBUF (Prop_obuf_I_O)         3.561     5.962 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.962    rgb[8]
    B7                                                                r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.164ns  (logic 4.248ns (52.035%)  route 3.916ns (47.965%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.612    -2.240    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y80         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDCE (Prop_fdce_C_Q)         0.456    -1.784 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/Q
                         net (fo=8, routed)           0.833    -0.951    vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]
    SLICE_X62Y80         LUT3 (Prop_lut3_I2_O)        0.124    -0.827 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2/O
                         net (fo=6, routed)           0.997     0.170    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2_n_1
    SLICE_X63Y83         LUT6 (Prop_lut6_I0_O)        0.124     0.294 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.086     2.380    rgb_OBUF[9]
    C5                   OBUF (Prop_obuf_I_O)         3.544     5.924 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.924    rgb[9]
    C5                                                                r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.124ns  (logic 4.248ns (52.285%)  route 3.877ns (47.715%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.609    -2.243    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y78         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDCE (Prop_fdce_C_Q)         0.456    -1.787 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/Q
                         net (fo=27, routed)          1.022    -0.765    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[7]
    SLICE_X61Y79         LUT6 (Prop_lut6_I1_O)        0.124    -0.641 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           0.828     0.186    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_1
    SLICE_X63Y81         LUT6 (Prop_lut6_I4_O)        0.124     0.310 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.027     2.338    rgb_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.544     5.882 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.882    rgb[2]
    E6                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.449ns (73.633%)  route 0.519ns (26.367%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.585    -0.787    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y82         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.646 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/Q
                         net (fo=9, routed)           0.121    -0.525    vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]
    SLICE_X63Y82         LUT6 (Prop_lut6_I0_O)        0.045    -0.480 r  vga_display_inst/vga_ctrl_inst/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.398    -0.082    vsync_OBUF
    C4                   OBUF (Prop_obuf_I_O)         1.263     1.181 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.181    vsync
    C4                                                                r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.032ns  (logic 1.432ns (70.457%)  route 0.600ns (29.543%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.584    -0.788    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y81         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.647 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/Q
                         net (fo=12, routed)          0.183    -0.463    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
    SLICE_X63Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.418 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.417    -0.001    rgb_OBUF[0]
    E7                   OBUF (Prop_obuf_I_O)         1.246     1.245 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.245    rgb[0]
    E7                                                                r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.445ns (68.877%)  route 0.653ns (31.123%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.585    -0.787    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y82         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.646 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/Q
                         net (fo=14, routed)          0.158    -0.487    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
    SLICE_X63Y81         LUT6 (Prop_lut6_I2_O)        0.045    -0.442 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.494     0.052    rgb_OBUF[4]
    D8                   OBUF (Prop_obuf_I_O)         1.259     1.311 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.311    rgb[4]
    D8                                                                r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.431ns (68.115%)  route 0.670ns (31.885%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.584    -0.788    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y81         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.647 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/Q
                         net (fo=12, routed)          0.183    -0.463    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
    SLICE_X63Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.418 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.486     0.068    rgb_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         1.245     1.313 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.313    rgb[2]
    E6                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.455ns (68.977%)  route 0.654ns (31.023%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.578    -0.794    vga_display_inst/vga_pic_inst/CLK
    SLICE_X60Y76         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDCE (Prop_fdce_C_Q)         0.164    -0.630 r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/Q
                         net (fo=1, routed)           0.246    -0.384    vga_display_inst/vga_ctrl_inst/Q[0]
    SLICE_X63Y83         LUT6 (Prop_lut6_I5_O)        0.045    -0.339 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.408     0.070    rgb_OBUF[1]
    E5                   OBUF (Prop_obuf_I_O)         1.246     1.316 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.316    rgb[1]
    E5                                                                r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.453ns (68.546%)  route 0.667ns (31.454%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.581    -0.791    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y79         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDCE (Prop_fdce_C_Q)         0.164    -0.627 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/Q
                         net (fo=21, routed)          0.224    -0.402    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[9]
    SLICE_X62Y79         LUT5 (Prop_lut5_I4_O)        0.045    -0.357 r  vga_display_inst/vga_ctrl_inst/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.442     0.085    hsync_OBUF
    D7                   OBUF (Prop_obuf_I_O)         1.244     1.330 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.330    hsync
    D7                                                                r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.443ns (67.996%)  route 0.679ns (32.004%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.585    -0.787    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y82         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.646 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/Q
                         net (fo=14, routed)          0.173    -0.472    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
    SLICE_X63Y82         LUT6 (Prop_lut6_I2_O)        0.045    -0.427 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.506     0.079    rgb_OBUF[5]
    A5                   OBUF (Prop_obuf_I_O)         1.257     1.336 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.336    rgb[5]
    A5                                                                r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.445ns (66.595%)  route 0.725ns (33.405%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.584    -0.788    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y81         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.647 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/Q
                         net (fo=12, routed)          0.183    -0.463    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
    SLICE_X63Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.418 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.541     0.123    rgb_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         1.259     1.382 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.382    rgb[3]
    C7                                                                r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.447ns (66.681%)  route 0.723ns (33.319%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.585    -0.787    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y82         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.646 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/Q
                         net (fo=14, routed)          0.158    -0.487    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
    SLICE_X63Y81         LUT6 (Prop_lut6_I2_O)        0.045    -0.442 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.564     0.122    rgb_OBUF[4]
    A6                   OBUF (Prop_obuf_I_O)         1.261     1.383 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.383    rgb[6]
    A6                                                                r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.172ns  (logic 1.446ns (66.564%)  route 0.726ns (33.436%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.585    -0.787    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y82         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.646 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/Q
                         net (fo=14, routed)          0.158    -0.487    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
    SLICE_X63Y81         LUT6 (Prop_lut6_I2_O)        0.045    -0.442 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.568     0.126    rgb_OBUF[4]
    B6                   OBUF (Prop_obuf_I_O)         1.260     1.386 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.386    rgb[7]
    B6                                                                r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_core
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user3/studyer/studyer/note_code_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.020ns  (logic 1.490ns (18.579%)  route 6.530ns (81.421%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.569    -2.400    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X50Y40         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[22]/Q
                         net (fo=20, routed)          1.921     0.039    nolabel_line152/cmd_parse_i0/Q[18]
    SLICE_X51Y44         LUT5 (Prop_lut5_I2_O)        0.150     0.189 f  nolabel_line152/cmd_parse_i0/note_code[6]_i_18__1/O
                         net (fo=1, routed)           0.672     0.862    nolabel_line152/cmd_parse_i0/note_code[6]_i_18__1_n_1
    SLICE_X50Y44         LUT6 (Prop_lut6_I4_O)        0.326     1.188 f  nolabel_line152/cmd_parse_i0/note_code[6]_i_16__2/O
                         net (fo=1, routed)           0.670     1.858    model3_user3/studyer/studyer/note_code[6]_i_5__1_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I4_O)        0.124     1.982 r  model3_user3/studyer/studyer/note_code[6]_i_9__2/O
                         net (fo=1, routed)           0.908     2.889    model3_user3/studyer/studyer/note_code[6]_i_9__2_n_1
    SLICE_X46Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.013 f  model3_user3/studyer/studyer/note_code[6]_i_5__1/O
                         net (fo=1, routed)           1.015     4.028    model3_user3/studyer/studyer/note_code[6]_i_5__1_n_1
    SLICE_X45Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.152 r  model3_user3/studyer/studyer/note_code[6]_i_3__2/O
                         net (fo=1, routed)           1.344     5.496    model3_user3/studyer/studyer/music[6]
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.620 r  model3_user3/studyer/studyer/note_code[6]_i_1/O
                         net (fo=1, routed)           0.000     5.620    model3_user3/studyer/studyer/note_code[6]_i_1_n_1
    SLICE_X39Y54         FDRE                                         r  model3_user3/studyer/studyer/note_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user3/studyer/studyer/note_code_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.511ns  (logic 1.374ns (18.293%)  route 6.137ns (81.707%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566    -2.403    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X42Y43         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518    -1.885 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[3]/Q
                         net (fo=21, routed)          2.457     0.572    nolabel_line152/cmd_parse_i0/Q[3]
    SLICE_X59Y43         LUT4 (Prop_lut4_I1_O)        0.152     0.724 r  nolabel_line152/cmd_parse_i0/note_code[7]_i_27__1/O
                         net (fo=3, routed)           1.322     2.046    model3_user3/studyer/studyer/note_code[7]_i_9__2_0
    SLICE_X46Y43         LUT5 (Prop_lut5_I0_O)        0.332     2.378 r  model3_user3/studyer/studyer/note_code[7]_i_19__2/O
                         net (fo=1, routed)           0.791     3.168    model3_user3/studyer/studyer/note_code[7]_i_19__2_n_1
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.124     3.292 f  model3_user3/studyer/studyer/note_code[7]_i_9__2/O
                         net (fo=1, routed)           0.375     3.667    model3_user3/studyer/studyer/note_code[7]_i_9__2_n_1
    SLICE_X44Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.791 r  model3_user3/studyer/studyer/note_code[7]_i_5__2/O
                         net (fo=1, routed)           1.193     4.984    model3_user3/studyer/studyer/music[7]
    SLICE_X40Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.108 r  model3_user3/studyer/studyer/note_code[7]_i_2/O
                         net (fo=1, routed)           0.000     5.108    model3_user3/studyer/studyer/note_code[7]_i_2_n_1
    SLICE_X40Y54         FDRE                                         r  model3_user3/studyer/studyer/note_code_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user2/studyer/studyer/note_code_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.461ns  (logic 1.374ns (18.416%)  route 6.087ns (81.584%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566    -2.403    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X42Y43         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518    -1.885 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[3]/Q
                         net (fo=21, routed)          2.457     0.572    nolabel_line152/cmd_parse_i0/Q[3]
    SLICE_X59Y43         LUT4 (Prop_lut4_I1_O)        0.152     0.724 r  nolabel_line152/cmd_parse_i0/note_code[7]_i_27__1/O
                         net (fo=3, routed)           1.169     1.893    model3_user2/studyer/studyer/note_code[7]_i_9__1_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.332     2.225 r  model3_user2/studyer/studyer/note_code[7]_i_19__1/O
                         net (fo=1, routed)           0.805     3.030    model3_user2/studyer/studyer/note_code[7]_i_19__1_n_1
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.154 f  model3_user2/studyer/studyer/note_code[7]_i_9__1/O
                         net (fo=1, routed)           0.801     3.955    model3_user2/studyer/studyer/note_code[7]_i_9__1_n_1
    SLICE_X50Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.079 r  model3_user2/studyer/studyer/note_code[7]_i_5__1/O
                         net (fo=1, routed)           0.855     4.934    model3_user2/studyer/studyer/music[7]
    SLICE_X47Y55         LUT6 (Prop_lut6_I1_O)        0.124     5.058 r  model3_user2/studyer/studyer/note_code[7]_i_2/O
                         net (fo=1, routed)           0.000     5.058    model3_user2/studyer/studyer/note_code[7]_i_2_n_1
    SLICE_X47Y55         FDRE                                         r  model3_user2/studyer/studyer/note_code_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user1/studyer/studyer/note_code_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.228ns  (logic 1.200ns (16.601%)  route 6.028ns (83.399%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.567    -2.402    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X47Y43         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.946 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[7]/Q
                         net (fo=14, routed)          1.400    -0.545    nolabel_line152/cmd_parse_i0/Q[7]
    SLICE_X52Y39         LUT4 (Prop_lut4_I0_O)        0.124    -0.421 f  nolabel_line152/cmd_parse_i0/note_code[4]_i_19/O
                         net (fo=3, routed)           1.359     0.937    nolabel_line152/cmd_parse_i0/note_code[4]_i_19_n_1
    SLICE_X52Y42         LUT6 (Prop_lut6_I0_O)        0.124     1.061 r  nolabel_line152/cmd_parse_i0/note_code[4]_i_15__0/O
                         net (fo=1, routed)           0.991     2.053    nolabel_line152/cmd_parse_i0/note_code[4]_i_15__0_n_1
    SLICE_X54Y44         LUT6 (Prop_lut6_I0_O)        0.124     2.177 r  nolabel_line152/cmd_parse_i0/note_code[4]_i_9__0/O
                         net (fo=1, routed)           0.590     2.767    nolabel_line152/cmd_parse_i0/note_code[4]_i_9__0_n_1
    SLICE_X54Y45         LUT6 (Prop_lut6_I2_O)        0.124     2.891 f  nolabel_line152/cmd_parse_i0/note_code[4]_i_6__2/O
                         net (fo=1, routed)           1.074     3.965    model3_user1/studyer/studyer/note_code_reg[4]_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.089 r  model3_user1/studyer/studyer/note_code[4]_i_3__0/O
                         net (fo=1, routed)           0.613     4.702    model3_user1/studyer/studyer/music[4]
    SLICE_X60Y53         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  model3_user1/studyer/studyer/note_code[4]_i_1/O
                         net (fo=1, routed)           0.000     4.826    model3_user1/studyer/studyer/note_code[4]_i_1_n_1
    SLICE_X60Y53         FDRE                                         r  model3_user1/studyer/studyer/note_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user3/studyer/studyer/note_code_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.075ns  (logic 1.200ns (16.962%)  route 5.875ns (83.038%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.570    -2.399    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X53Y42         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.943 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[31]/Q
                         net (fo=14, routed)          1.186    -0.757    nolabel_line152/cmd_parse_i0/Q[27]
    SLICE_X55Y43         LUT4 (Prop_lut4_I2_O)        0.124    -0.633 f  nolabel_line152/cmd_parse_i0/note_code[5]_i_20/O
                         net (fo=3, routed)           1.115     0.482    nolabel_line152/cmd_parse_i0/note_code[5]_i_20_n_1
    SLICE_X51Y42         LUT6 (Prop_lut6_I0_O)        0.124     0.606 f  nolabel_line152/cmd_parse_i0/note_code[5]_i_15__1/O
                         net (fo=1, routed)           0.667     1.273    model3_user3/studyer/studyer/note_code[5]_i_5__2_2
    SLICE_X51Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.397 f  model3_user3/studyer/studyer/note_code[5]_i_10__2/O
                         net (fo=1, routed)           0.918     2.315    model3_user3/studyer/studyer/note_code[5]_i_10__2_n_1
    SLICE_X46Y43         LUT6 (Prop_lut6_I2_O)        0.124     2.439 f  model3_user3/studyer/studyer/note_code[5]_i_5__2/O
                         net (fo=1, routed)           0.645     3.084    model3_user3/studyer/studyer/note_code[5]_i_5__2_n_1
    SLICE_X44Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.208 r  model3_user3/studyer/studyer/note_code[5]_i_3__1/O
                         net (fo=1, routed)           1.344     4.552    model3_user3/studyer/studyer/music[5]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     4.676 r  model3_user3/studyer/studyer/note_code[5]_i_1/O
                         net (fo=1, routed)           0.000     4.676    model3_user3/studyer/studyer/note_code[5]_i_1_n_1
    SLICE_X39Y52         FDRE                                         r  model3_user3/studyer/studyer/note_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user2/studyer/studyer/note_code_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.062ns  (logic 1.200ns (16.992%)  route 5.862ns (83.008%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.567    -2.402    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X47Y43         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.946 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[7]/Q
                         net (fo=14, routed)          1.400    -0.545    nolabel_line152/cmd_parse_i0/Q[7]
    SLICE_X52Y39         LUT4 (Prop_lut4_I0_O)        0.124    -0.421 f  nolabel_line152/cmd_parse_i0/note_code[4]_i_19/O
                         net (fo=3, routed)           0.832     0.411    nolabel_line152/cmd_parse_i0/note_code[4]_i_19_n_1
    SLICE_X52Y41         LUT6 (Prop_lut6_I0_O)        0.124     0.535 r  nolabel_line152/cmd_parse_i0/note_code[4]_i_14__0/O
                         net (fo=1, routed)           0.951     1.486    nolabel_line152/cmd_parse_i0/note_code[4]_i_14__0_n_1
    SLICE_X51Y44         LUT6 (Prop_lut6_I0_O)        0.124     1.610 r  nolabel_line152/cmd_parse_i0/note_code[4]_i_9__1/O
                         net (fo=1, routed)           0.808     2.418    nolabel_line152/cmd_parse_i0/note_code[4]_i_9__1_n_1
    SLICE_X51Y45         LUT6 (Prop_lut6_I2_O)        0.124     2.542 f  nolabel_line152/cmd_parse_i0/note_code[4]_i_6__1/O
                         net (fo=1, routed)           0.952     3.493    model3_user2/studyer/studyer/note_code_reg[4]_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I2_O)        0.124     3.617 r  model3_user2/studyer/studyer/note_code[4]_i_3__1/O
                         net (fo=1, routed)           0.919     4.536    model3_user2/studyer/studyer/music[4]
    SLICE_X45Y55         LUT6 (Prop_lut6_I1_O)        0.124     4.660 r  model3_user2/studyer/studyer/note_code[4]_i_1/O
                         net (fo=1, routed)           0.000     4.660    model3_user2/studyer/studyer/note_code[4]_i_1_n_1
    SLICE_X45Y55         FDRE                                         r  model3_user2/studyer/studyer/note_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user1/studyer/studyer/note_code_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.597ns  (logic 1.262ns (19.129%)  route 5.335ns (80.871%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.569    -2.400    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X50Y40         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.518    -1.882 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[18]/Q
                         net (fo=12, routed)          0.829    -1.053    nolabel_line152/cmd_parse_i0/bt_data32[18]
    SLICE_X53Y40         LUT2 (Prop_lut2_I1_O)        0.124    -0.929 r  nolabel_line152/cmd_parse_i0/note_code[5]_i_19__0/O
                         net (fo=3, routed)           1.006     0.078    nolabel_line152/cmd_parse_i0/note_code[5]_i_19__0_n_1
    SLICE_X53Y41         LUT6 (Prop_lut6_I1_O)        0.124     0.202 f  nolabel_line152/cmd_parse_i0/note_code[5]_i_16__0/O
                         net (fo=1, routed)           0.643     0.845    model3_user1/studyer/studyer/note_code[5]_i_5__0_0
    SLICE_X53Y43         LUT6 (Prop_lut6_I1_O)        0.124     0.969 f  model3_user1/studyer/studyer/note_code[5]_i_10__0/O
                         net (fo=1, routed)           0.842     1.811    model3_user1/studyer/studyer/note_code[5]_i_10__0_n_1
    SLICE_X56Y46         LUT6 (Prop_lut6_I2_O)        0.124     1.935 f  model3_user1/studyer/studyer/note_code[5]_i_5__0/O
                         net (fo=1, routed)           0.871     2.806    model3_user1/studyer/studyer/note_code[5]_i_5__0_n_1
    SLICE_X58Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.930 r  model3_user1/studyer/studyer/note_code[5]_i_3/O
                         net (fo=1, routed)           1.143     4.074    model3_user1/studyer/studyer/music[5]
    SLICE_X60Y53         LUT6 (Prop_lut6_I1_O)        0.124     4.198 r  model3_user1/studyer/studyer/note_code[5]_i_1/O
                         net (fo=1, routed)           0.000     4.198    model3_user1/studyer/studyer/note_code[5]_i_1_n_1
    SLICE_X60Y53         FDRE                                         r  model3_user1/studyer/studyer/note_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user2/studyer/studyer/note_code_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.515ns  (logic 1.200ns (18.420%)  route 5.315ns (81.580%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.570    -2.399    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X53Y42         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.943 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[31]/Q
                         net (fo=14, routed)          1.186    -0.757    nolabel_line152/cmd_parse_i0/Q[27]
    SLICE_X55Y43         LUT4 (Prop_lut4_I2_O)        0.124    -0.633 f  nolabel_line152/cmd_parse_i0/note_code[5]_i_20/O
                         net (fo=3, routed)           0.887     0.254    nolabel_line152/cmd_parse_i0/note_code[5]_i_20_n_1
    SLICE_X51Y42         LUT6 (Prop_lut6_I0_O)        0.124     0.378 f  nolabel_line152/cmd_parse_i0/note_code[5]_i_15__0/O
                         net (fo=1, routed)           0.824     1.202    model3_user2/studyer/studyer/note_code[5]_i_5__1_2
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.124     1.326 f  model3_user2/studyer/studyer/note_code[5]_i_10__1/O
                         net (fo=1, routed)           0.780     2.106    model3_user2/studyer/studyer/note_code[5]_i_10__1_n_1
    SLICE_X49Y46         LUT6 (Prop_lut6_I2_O)        0.124     2.230 f  model3_user2/studyer/studyer/note_code[5]_i_5__1/O
                         net (fo=1, routed)           0.780     3.010    model3_user2/studyer/studyer/note_code[5]_i_5__1_n_1
    SLICE_X48Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.134 r  model3_user2/studyer/studyer/note_code[5]_i_3__0/O
                         net (fo=1, routed)           0.858     3.992    model3_user2/studyer/studyer/music[5]
    SLICE_X45Y55         LUT6 (Prop_lut6_I1_O)        0.124     4.116 r  model3_user2/studyer/studyer/note_code[5]_i_1/O
                         net (fo=1, routed)           0.000     4.116    model3_user2/studyer/studyer/note_code[5]_i_1_n_1
    SLICE_X45Y55         FDRE                                         r  model3_user2/studyer/studyer/note_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user2/studyer/studyer/note_code_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.439ns  (logic 1.302ns (20.222%)  route 5.137ns (79.778%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.567    -2.402    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X47Y43         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.946 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[5]/Q
                         net (fo=14, routed)          1.860    -0.086    nolabel_line152/cmd_parse_i0/Q[5]
    SLICE_X54Y42         LUT4 (Prop_lut4_I1_O)        0.146     0.060 f  nolabel_line152/cmd_parse_i0/note_code[3]_i_18__0/O
                         net (fo=3, routed)           0.508     0.568    nolabel_line152/cmd_parse_i0/note_code[3]_i_18__0_n_1
    SLICE_X52Y43         LUT6 (Prop_lut6_I0_O)        0.328     0.896 r  nolabel_line152/cmd_parse_i0/note_code[3]_i_13__0/O
                         net (fo=1, routed)           0.590     1.486    model3_user2/studyer/studyer/note_code[3]_i_3__1_1
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124     1.610 r  model3_user2/studyer/studyer/note_code[3]_i_8__1/O
                         net (fo=1, routed)           0.703     2.313    model3_user2/studyer/studyer/note_code[3]_i_8__1_n_1
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.124     2.437 r  model3_user2/studyer/studyer/note_code[3]_i_3__1/O
                         net (fo=1, routed)           1.476     3.913    model3_user2/studyer/studyer/music[3]
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.124     4.037 r  model3_user2/studyer/studyer/note_code[3]_i_1/O
                         net (fo=1, routed)           0.000     4.037    model3_user2/studyer/studyer/note_code[3]_i_1_n_1
    SLICE_X46Y57         FDRE                                         r  model3_user2/studyer/studyer/note_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user1/studyer/studyer/note_code_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.422ns  (logic 1.242ns (19.338%)  route 5.180ns (80.662%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566    -2.403    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X42Y43         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518    -1.885 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[3]/Q
                         net (fo=21, routed)          2.122     0.238    model3_user1/studyer/studyer/Q[3]
    SLICE_X59Y47         LUT5 (Prop_lut5_I4_O)        0.150     0.388 f  model3_user1/studyer/studyer/note_code[1]_i_9__0/O
                         net (fo=1, routed)           0.729     1.117    model3_user1/studyer/studyer/note_code[1]_i_9__0_n_1
    SLICE_X59Y45         LUT6 (Prop_lut6_I4_O)        0.326     1.443 f  model3_user1/studyer/studyer/note_code[1]_i_5__0/O
                         net (fo=1, routed)           1.042     2.485    model3_user1/studyer/studyer/note_code[1]_i_5__0_n_1
    SLICE_X54Y44         LUT6 (Prop_lut6_I0_O)        0.124     2.609 r  model3_user1/studyer/studyer/note_code[1]_i_3__0/O
                         net (fo=1, routed)           1.286     3.896    model3_user1/studyer/studyer/music[1]
    SLICE_X58Y54         LUT6 (Prop_lut6_I1_O)        0.124     4.020 r  model3_user1/studyer/studyer/note_code[1]_i_1/O
                         net (fo=1, routed)           0.000     4.020    model3_user1/studyer/studyer/note_code[1]_i_1_n_1
    SLICE_X58Y54         FDRE                                         r  model3_user1/studyer/studyer/note_code_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.577ns  (logic 0.718ns (45.521%)  route 0.859ns (54.479%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.452    -2.929    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X52Y43         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE (Prop_fdre_C_Q)         0.418    -2.511 r  nolabel_line152/cmd_parse_i0/bt_data32_reg[24]/Q
                         net (fo=15, routed)          0.278    -2.233    nolabel_line152/cmd_parse_i0/Q[20]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.100    -2.133 f  nolabel_line152/cmd_parse_i0/note_code[1]_i_10__2/O
                         net (fo=7, routed)           0.444    -1.690    nolabel_line152/cmd_parse_i0/bt_data32_reg[26]_0
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.100    -1.590 r  nolabel_line152/cmd_parse_i0/note_code[1]_i_2/O
                         net (fo=1, routed)           0.138    -1.452    nolabel_line152/cmd_parse_i0/note_code[1]_i_2_n_1
    SLICE_X56Y42         LUT6 (Prop_lut6_I0_O)        0.100    -1.352 r  nolabel_line152/cmd_parse_i0/note_code[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.352    model2/player/D[0]
    SLICE_X56Y42         FDRE                                         r  model2/player/note_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.152ns  (logic 0.567ns (26.349%)  route 1.585ns (73.651%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.450    -2.931    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X49Y41         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.367    -2.564 r  nolabel_line152/cmd_parse_i0/bt_data32_reg[17]/Q
                         net (fo=13, routed)          0.680    -1.884    nolabel_line152/cmd_parse_i0/bt_data32[17]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.100    -1.784 r  nolabel_line152/cmd_parse_i0/note_code[2]_i_5/O
                         net (fo=1, routed)           0.905    -0.879    model2/player/note_code_reg[2]_1
    SLICE_X56Y43         LUT6 (Prop_lut6_I4_O)        0.100    -0.779 r  model2/player/note_code[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.779    model2/player/music[2]
    SLICE_X56Y43         FDRE                                         r  model2/player/note_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.447ns  (logic 1.201ns (49.079%)  route 1.246ns (50.921%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.451    -2.930    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X52Y42         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42         FDRE (Prop_fdre_C_Q)         0.418    -2.512 r  nolabel_line152/cmd_parse_i0/bt_data32_reg[21]/Q
                         net (fo=17, routed)          0.540    -1.972    nolabel_line152/cmd_parse_i0/Q[17]
    SLICE_X57Y41         LUT6 (Prop_lut6_I3_O)        0.100    -1.872 f  nolabel_line152/cmd_parse_i0/note_code[5]_i_13/O
                         net (fo=1, routed)           0.245    -1.626    nolabel_line152/cmd_parse_i0/note_code[5]_i_13_n_1
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.100    -1.526 r  nolabel_line152/cmd_parse_i0/note_code[5]_i_10/O
                         net (fo=1, routed)           0.000    -1.526    nolabel_line152/cmd_parse_i0/note_code[5]_i_10_n_1
    SLICE_X57Y40         MUXF7 (Prop_muxf7_I0_O)      0.171    -1.355 r  nolabel_line152/cmd_parse_i0/note_code_reg[5]_i_7/O
                         net (fo=1, routed)           0.460    -0.895    model2/player/note_code_reg[5]_0
    SLICE_X58Y41         LUT6 (Prop_lut6_I5_O)        0.241    -0.654 r  model2/player/note_code[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.654    model2/player/note_code[5]_i_2_n_1
    SLICE_X58Y41         MUXF7 (Prop_muxf7_I0_O)      0.171    -0.483 r  model2/player/note_code_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.483    model2/player/music[5]
    SLICE_X58Y41         FDRE                                         r  model2/player/note_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.458ns  (logic 0.718ns (29.212%)  route 1.740ns (70.788%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.450    -2.931    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X50Y40         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.418    -2.513 r  nolabel_line152/cmd_parse_i0/bt_data32_reg[18]/Q
                         net (fo=12, routed)          0.664    -1.849    nolabel_line152/cmd_parse_i0/bt_data32[18]
    SLICE_X56Y40         LUT6 (Prop_lut6_I5_O)        0.100    -1.749 f  nolabel_line152/cmd_parse_i0/note_code[3]_i_7/O
                         net (fo=1, routed)           0.485    -1.264    model2/player/note_code_reg[3]_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I3_O)        0.100    -1.164 r  model2/player/note_code[3]_i_4/O
                         net (fo=1, routed)           0.591    -0.573    model2/player/note_code[3]_i_4_n_1
    SLICE_X60Y41         LUT6 (Prop_lut6_I5_O)        0.100    -0.473 r  model2/player/note_code[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.473    model2/player/music[3]
    SLICE_X60Y41         FDRE                                         r  model2/player/note_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user3/studyer/studyer/note_code_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.469ns  (logic 0.818ns (33.131%)  route 1.651ns (66.869%))
  Logic Levels:           4  (LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.447    -2.934    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X42Y44         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.418    -2.516 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[1]/Q
                         net (fo=21, routed)          0.297    -2.219    nolabel_line152/cmd_parse_i0/Q[1]
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.100    -2.119 f  nolabel_line152/cmd_parse_i0/note_code[4]_i_12__1/O
                         net (fo=1, routed)           0.260    -1.859    model3_user3/studyer/studyer/note_code[4]_i_3__2_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.100    -1.759 r  model3_user3/studyer/studyer/note_code[4]_i_7__2/O
                         net (fo=1, routed)           0.545    -1.214    model3_user3/studyer/studyer/note_code[4]_i_7__2_n_1
    SLICE_X42Y44         LUT6 (Prop_lut6_I3_O)        0.100    -1.114 r  model3_user3/studyer/studyer/note_code[4]_i_3__2/O
                         net (fo=1, routed)           0.549    -0.565    model3_user3/studyer/studyer/music[4]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.100    -0.465 r  model3_user3/studyer/studyer/note_code[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.465    model3_user3/studyer/studyer/note_code[4]_i_1_n_1
    SLICE_X39Y52         FDRE                                         r  model3_user3/studyer/studyer/note_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.559ns  (logic 0.718ns (28.053%)  route 1.841ns (71.947%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.451    -2.930    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X52Y42         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42         FDRE (Prop_fdre_C_Q)         0.418    -2.512 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[29]/Q
                         net (fo=14, routed)          0.580    -1.932    nolabel_line152/cmd_parse_i0/Q[25]
    SLICE_X55Y42         LUT6 (Prop_lut6_I1_O)        0.100    -1.832 f  nolabel_line152/cmd_parse_i0/note_code[4]_i_7/O
                         net (fo=1, routed)           0.520    -1.312    model2/player/note_code_reg[4]_1
    SLICE_X56Y42         LUT6 (Prop_lut6_I3_O)        0.100    -1.212 f  model2/player/note_code[4]_i_3/O
                         net (fo=1, routed)           0.742    -0.471    model2/player/note_code[4]_i_3_n_1
    SLICE_X58Y43         LUT6 (Prop_lut6_I2_O)        0.100    -0.371 r  model2/player/note_code[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    model2/player/music[4]
    SLICE_X58Y43         FDRE                                         r  model2/player/note_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user3/studyer/studyer/note_code_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.673ns  (logic 0.718ns (26.859%)  route 1.955ns (73.141%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.447    -2.934    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X42Y43         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.418    -2.516 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[3]/Q
                         net (fo=21, routed)          0.497    -2.019    nolabel_line152/cmd_parse_i0/Q[3]
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.100    -1.919 f  nolabel_line152/cmd_parse_i0/note_code[5]_i_6__2/O
                         net (fo=1, routed)           0.345    -1.575    model3_user3/studyer/studyer/note_code_reg[5]_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.100    -1.475 r  model3_user3/studyer/studyer/note_code[5]_i_3__1/O
                         net (fo=1, routed)           1.114    -0.361    model3_user3/studyer/studyer/music[5]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.100    -0.261 r  model3_user3/studyer/studyer/note_code[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    model3_user3/studyer/studyer/note_code[5]_i_1_n_1
    SLICE_X39Y52         FDRE                                         r  model3_user3/studyer/studyer/note_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.719ns  (logic 0.718ns (26.404%)  route 2.001ns (73.596%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.452    -2.929    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X52Y43         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE (Prop_fdre_C_Q)         0.418    -2.511 r  nolabel_line152/cmd_parse_i0/bt_data32_reg[24]/Q
                         net (fo=15, routed)          0.754    -1.757    nolabel_line152/cmd_parse_i0/Q[20]
    SLICE_X57Y42         LUT6 (Prop_lut6_I2_O)        0.100    -1.657 r  nolabel_line152/cmd_parse_i0/note_code[7]_i_10/O
                         net (fo=1, routed)           0.387    -1.270    model2/player/note_code_reg[7]_1
    SLICE_X57Y42         LUT6 (Prop_lut6_I2_O)        0.100    -1.170 r  model2/player/note_code[7]_i_6/O
                         net (fo=1, routed)           0.860    -0.310    model2/player/note_code[7]_i_6_n_1
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.100    -0.210 r  model2/player/note_code[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.210    model2/player/music[7]
    SLICE_X60Y43         FDRE                                         r  model2/player/note_code_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user3/studyer/studyer/note_code_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.725ns  (logic 0.667ns (24.477%)  route 2.058ns (75.523%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.450    -2.931    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X48Y41         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.367    -2.564 r  nolabel_line152/cmd_parse_i0/bt_data32_reg[12]/Q
                         net (fo=25, routed)          0.692    -1.872    nolabel_line152/cmd_parse_i0/Q[12]
    SLICE_X48Y42         LUT6 (Prop_lut6_I2_O)        0.100    -1.772 f  nolabel_line152/cmd_parse_i0/note_code[1]_i_6__2/O
                         net (fo=1, routed)           0.477    -1.295    model3_user3/studyer/studyer/note_code_reg[1]_3
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.100    -1.195 r  model3_user3/studyer/studyer/note_code[1]_i_3__2/O
                         net (fo=1, routed)           0.889    -0.306    model3_user3/studyer/studyer/music[1]
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.100    -0.206 r  model3_user3/studyer/studyer/note_code[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    model3_user3/studyer/studyer/note_code[1]_i_1_n_1
    SLICE_X39Y53         FDRE                                         r  model3_user3/studyer/studyer/note_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line152/cmd_parse_i0/bt_data32_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user2/studyer/studyer/note_code_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.737ns  (logic 0.767ns (28.027%)  route 1.970ns (71.973%))
  Logic Levels:           4  (LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.450    -2.931    nolabel_line152/cmd_parse_i0/CLK
    SLICE_X48Y41         FDRE                                         r  nolabel_line152/cmd_parse_i0/bt_data32_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.367    -2.564 f  nolabel_line152/cmd_parse_i0/bt_data32_reg[10]/Q
                         net (fo=11, routed)          0.434    -2.130    model3_user2/studyer/studyer/Q[6]
    SLICE_X48Y41         LUT6 (Prop_lut6_I4_O)        0.100    -2.030 r  model3_user2/studyer/studyer/note_code[6]_i_12__1/O
                         net (fo=1, routed)           0.134    -1.896    model3_user2/studyer/studyer/note_code[6]_i_12__1_n_1
    SLICE_X48Y41         LUT6 (Prop_lut6_I4_O)        0.100    -1.796 f  model3_user2/studyer/studyer/note_code[6]_i_6__1/O
                         net (fo=1, routed)           0.692    -1.104    model3_user2/studyer/studyer/note_code[6]_i_6__1_n_1
    SLICE_X48Y48         LUT6 (Prop_lut6_I1_O)        0.100    -1.004 r  model3_user2/studyer/studyer/note_code[6]_i_3__1/O
                         net (fo=1, routed)           0.709    -0.294    model3_user2/studyer/studyer/music[6]
    SLICE_X47Y56         LUT6 (Prop_lut6_I1_O)        0.100    -0.194 r  model3_user2/studyer/studyer/note_code[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    model3_user2/studyer/studyer/note_code[6]_i_1_n_1
    SLICE_X47Y56         FDRE                                         r  model3_user2/studyer/studyer/note_code_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_core
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line152/lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.699ns  (logic 3.992ns (59.593%)  route 2.707ns (40.407%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.564    -2.405    nolabel_line152/lb_ctl_i0/clk_out2
    SLICE_X35Y43         FDRE                                         r  nolabel_line152/lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.949 r  nolabel_line152/lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           2.707     0.758    nolabel_line152/txd_o
    N2                   OBUF (Prop_obuf_I_O)         3.536     4.294 r  nolabel_line152/OBUF_txd/O
                         net (fo=0)                   0.000     4.294    txd_pin
    N2                                                                r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line152/lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.378ns (62.217%)  route 0.837ns (37.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.562    -0.846    nolabel_line152/lb_ctl_i0/clk_out2
    SLICE_X35Y43         FDRE                                         r  nolabel_line152/lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  nolabel_line152/lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           0.837     0.132    nolabel_line152/txd_o
    N2                   OBUF (Prop_obuf_I_O)         1.237     1.369 r  nolabel_line152/OBUF_txd/O
                         net (fo=0)                   0.000     1.369    txd_pin
    N2                                                                r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_core
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_core'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_core fall edge)
                                                      5.000     5.000 f  
    P17                  IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     5.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.335 f  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     2.869    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkfbout_clk_core
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     2.898 f  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     3.713    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkfbout_buf_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_core'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkfbout_clk_core
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -2.926    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkfbout_buf_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_gen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.374ns  (logic 0.029ns (2.110%)  route 1.345ns (97.890%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_gen fall edge)
                                                      5.000     5.000 f  
    P17                  IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     5.517    vga_display_inst/clk_gen_inst/inst/inclk0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.141     2.376 f  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     2.910    vga_display_inst/clk_gen_inst/inst/clkfbout_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.939 f  vga_display_inst/clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.812     3.750    vga_display_inst/clk_gen_inst/inst/clkfbout_buf_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_gen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.120ns  (logic 0.091ns (2.917%)  route 3.029ns (97.083%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/clkfbout_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.442    -2.827    vga_display_inst/clk_gen_inst/inst/clkfbout_buf_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  c0_clk_gen

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.873ns  (logic 1.587ns (20.158%)  route 6.286ns (79.842%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          4.044     7.873    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X62Y81         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.496    -2.773    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y81         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.783ns  (logic 1.587ns (20.391%)  route 6.196ns (79.609%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.954     7.783    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X62Y83         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.499    -2.770    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.783ns  (logic 1.587ns (20.391%)  route 6.196ns (79.609%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.954     7.783    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X62Y83         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.499    -2.770    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.645ns  (logic 1.587ns (20.760%)  route 6.058ns (79.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.816     7.645    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X62Y82         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.498    -2.771    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y82         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.645ns  (logic 1.587ns (20.760%)  route 6.058ns (79.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.816     7.645    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X62Y82         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.498    -2.771    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y82         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.645ns  (logic 1.587ns (20.760%)  route 6.058ns (79.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.816     7.645    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X62Y82         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.498    -2.771    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y82         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.645ns  (logic 1.587ns (20.760%)  route 6.058ns (79.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.816     7.645    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X62Y82         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.498    -2.771    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y82         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.483ns  (logic 1.587ns (21.210%)  route 5.896ns (78.790%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.654     7.483    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X62Y80         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.495    -2.774    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y80         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.483ns  (logic 1.587ns (21.210%)  route 5.896ns (78.790%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.654     7.483    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X62Y80         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.495    -2.774    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y80         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.483ns  (logic 1.587ns (21.210%)  route 5.896ns (78.790%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.654     7.483    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X62Y80         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.495    -2.774    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X62Y80         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.203ns (46.706%)  route 0.232ns (53.294%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         LDCE                         0.000     0.000 r  display_data_reg[0]/G
    SLICE_X58Y74         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  display_data_reg[0]/Q
                         net (fo=2, routed)           0.232     0.390    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][0]
    SLICE_X61Y78         LUT6 (Prop_lut6_I3_O)        0.045     0.435 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.435    vga_display_inst/vga_pic_inst/D[2]
    SLICE_X61Y78         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.848    -1.214    vga_display_inst/vga_pic_inst/CLK
    SLICE_X61Y78         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C

Slack:                    inf
  Source:                 display_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.203ns (37.649%)  route 0.336ns (62.351%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y72         LDCE                         0.000     0.000 r  display_data_reg[5]/G
    SLICE_X58Y72         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  display_data_reg[5]/Q
                         net (fo=4, routed)           0.336     0.494    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][5]
    SLICE_X60Y77         LUT5 (Prop_lut5_I3_O)        0.045     0.539 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.539    vga_display_inst/vga_pic_inst/D[1]
    SLICE_X60Y77         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.847    -1.215    vga_display_inst/vga_pic_inst/CLK
    SLICE_X60Y77         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C

Slack:                    inf
  Source:                 display_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.248ns (44.427%)  route 0.310ns (55.573%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         LDCE                         0.000     0.000 r  display_data_reg[3]/G
    SLICE_X58Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  display_data_reg[3]/Q
                         net (fo=6, routed)           0.170     0.328    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][3]
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.045     0.373 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_2/O
                         net (fo=1, routed)           0.140     0.513    vga_display_inst/vga_ctrl_inst/pix_data[1]_i_2_n_1
    SLICE_X60Y76         LUT5 (Prop_lut5_I0_O)        0.045     0.558 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.558    vga_display_inst/vga_pic_inst/D[0]
    SLICE_X60Y76         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.845    -1.217    vga_display_inst/vga_pic_inst/CLK
    SLICE_X60Y76         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C

Slack:                    inf
  Source:                 display_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.248ns (43.469%)  route 0.323ns (56.531%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         LDCE                         0.000     0.000 r  display_data_reg[2]/G
    SLICE_X59Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  display_data_reg[2]/Q
                         net (fo=2, routed)           0.221     0.379    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][2]
    SLICE_X59Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.424 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5/O
                         net (fo=1, routed)           0.101     0.526    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5_n_1
    SLICE_X60Y77         LUT6 (Prop_lut6_I5_O)        0.045     0.571 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000     0.571    vga_display_inst/vga_pic_inst/D[5]
    SLICE_X60Y77         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.847    -1.215    vga_display_inst/vga_pic_inst/CLK
    SLICE_X60Y77         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C

Slack:                    inf
  Source:                 display_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.307ns (46.911%)  route 0.347ns (53.089%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         LDCE                         0.000     0.000 r  display_data_reg[1]/G
    SLICE_X58Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  display_data_reg[1]/Q
                         net (fo=7, routed)           0.185     0.343    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][1]
    SLICE_X58Y76         LUT4 (Prop_lut4_I0_O)        0.042     0.385 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_3/O
                         net (fo=2, routed)           0.163     0.547    vga_display_inst/vga_ctrl_inst/pix_data[9]_i_3_n_1
    SLICE_X61Y77         LUT6 (Prop_lut6_I1_O)        0.107     0.654 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000     0.654    vga_display_inst/vga_pic_inst/D[4]
    SLICE_X61Y77         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.847    -1.215    vga_display_inst/vga_pic_inst/CLK
    SLICE_X61Y77         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C

Slack:                    inf
  Source:                 display_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.248ns (31.829%)  route 0.531ns (68.171%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         LDCE                         0.000     0.000 r  display_data_reg[0]/G
    SLICE_X58Y74         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  display_data_reg[0]/Q
                         net (fo=2, routed)           0.331     0.489    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][0]
    SLICE_X58Y76         LUT6 (Prop_lut6_I0_O)        0.045     0.534 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2/O
                         net (fo=1, routed)           0.200     0.734    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2_n_1
    SLICE_X58Y77         LUT5 (Prop_lut5_I0_O)        0.045     0.779 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.779    vga_display_inst/vga_pic_inst/D[3]
    SLICE_X58Y77         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.847    -1.215    vga_display_inst/vga_pic_inst/CLK
    SLICE_X58Y77         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.743ns  (logic 0.045ns (2.582%)  route 1.698ns (97.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.045     0.389 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.354     1.743    vga_display_inst/vga_pic_inst/pix_data_reg[1]_0
    SLICE_X58Y77         FDCE                                         f  vga_display_inst/vga_pic_inst/pix_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.847    -1.215    vga_display_inst/vga_pic_inst/CLK
    SLICE_X58Y77         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.754ns  (logic 0.045ns (2.566%)  route 1.709ns (97.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.045     0.389 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.365     1.754    vga_display_inst/vga_pic_inst/pix_data_reg[1]_0
    SLICE_X60Y76         FDCE                                         f  vga_display_inst/vga_pic_inst/pix_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.845    -1.217    vga_display_inst/vga_pic_inst/CLK
    SLICE_X60Y76         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.045ns (2.512%)  route 1.747ns (97.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.045     0.389 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.403     1.792    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X59Y78         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.848    -1.214    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X59Y78         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.853ns  (logic 0.045ns (2.429%)  route 1.808ns (97.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.045     0.389 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.464     1.853    vga_display_inst/vga_pic_inst/pix_data_reg[1]_0
    SLICE_X60Y77         FDCE                                         f  vga_display_inst/vga_pic_inst/pix_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.847    -1.215    vga_display_inst/vga_pic_inst/CLK
    SLICE_X60Y77         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_core

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxd_pin
                            (input port)
  Destination:            nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.562ns  (logic 1.464ns (41.091%)  route 2.098ns (58.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  rxd_pin (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line152/rxd_pin
    L3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  nolabel_line152/IBUF_rxd_i0/O
                         net (fo=1, routed)           2.098     3.562    nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/rxd_i
    SLICE_X37Y45         FDRE                                         r  nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.445    -2.936    nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X37Y45         FDRE                                         r  nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxd_pin
                            (input port)
  Destination:            nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.136ns  (logic 0.232ns (20.390%)  route 0.904ns (79.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  rxd_pin (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line152/rxd_pin
    L3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  nolabel_line152/IBUF_rxd_i0/O
                         net (fo=1, routed)           0.904     1.136    nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/rxd_i
    SLICE_X37Y45         FDRE                                         r  nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line152/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line152/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.832    -1.271    nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X37Y45         FDRE                                         r  nolabel_line152/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C





