{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1593084770895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593084770902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 25 13:32:50 2020 " "Processing started: Thu Jun 25 13:32:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593084770902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084770902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ColourFiltering -c colourfiltering " "Command: quartus_map --read_settings_files=on --write_settings_files=off ColourFiltering -c colourfiltering" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084770902 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1593084771648 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1593084771648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "nios/synthesis/nios.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "nios/synthesis/submodules/nios_irq_mapper.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0 " "Found entity 1: nios_mm_interconnect_0" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "nios/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_mm_interconnect_0_rsp_mux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780099 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux " "Found entity 1: nios_mm_interconnect_0_rsp_mux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux_003 " "Found entity 1: nios_mm_interconnect_0_rsp_demux_003" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios_mm_interconnect_0_rsp_demux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux " "Found entity 1: nios_mm_interconnect_0_rsp_demux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_mm_interconnect_0_cmd_mux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux " "Found entity 1: nios_mm_interconnect_0_cmd_mux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_mm_interconnect_0_cmd_demux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux " "Found entity 1: nios_mm_interconnect_0_cmd_demux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780112 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593084780113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593084780113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_mm_interconnect_0_router_003_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780114 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_003 " "Found entity 2: nios_mm_interconnect_0_router_003" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593084780115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593084780115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_mm_interconnect_0_router_002_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780115 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_002 " "Found entity 2: nios_mm_interconnect_0_router_002" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593084780117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593084780117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_mm_interconnect_0_router_001_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780117 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_001 " "Found entity 2: nios_mm_interconnect_0_router_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593084780119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1593084780119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_default_decode " "Found entity 1: nios_mm_interconnect_0_router_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780120 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router " "Found entity 2: nios_mm_interconnect_0_router" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory2_0 " "Found entity 1: nios_onchip_memory2_0" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0 " "Found entity 1: nios_nios2_gen2_0" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: nios_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780147 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: nios_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780147 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: nios_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780147 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: nios_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780147 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780147 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780147 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: nios_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780147 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780147 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780147 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780147 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780147 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780147 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: nios_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780147 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: nios_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780147 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: nios_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780147 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: nios_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780147 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: nios_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780147 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780147 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: nios_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780147 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: nios_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780147 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_nios2_gen2_0_cpu " "Found entity 21: nios_nios2_gen2_0_cpu" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_nios2_gen2_0_cpu_test_bench" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios/synthesis/submodules/nios_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_jtag_uart_0_sim_scfifo_w" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780160 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_jtag_uart_0_scfifo_w " "Found entity 2: nios_jtag_uart_0_scfifo_w" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780160 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_jtag_uart_0_sim_scfifo_r" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780160 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_jtag_uart_0_scfifo_r " "Found entity 4: nios_jtag_uart_0_scfifo_r" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780160 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_jtag_uart_0 " "Found entity 5: nios_jtag_uart_0" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_green.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_green.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_green " "Found entity 1: nios_green" {  } { { "nios/synthesis/submodules/nios_green.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_green.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_blue.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_blue.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_blue " "Found entity 1: nios_blue" {  } { { "nios/synthesis/submodules/nios_blue.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_blue.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file nios/synthesis/submodules/nios_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_altpll_0_dffpipe_l2c " "Found entity 1: nios_altpll_0_dffpipe_l2c" {  } { { "nios/synthesis/submodules/nios_altpll_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780165 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_altpll_0_stdsync_sv6 " "Found entity 2: nios_altpll_0_stdsync_sv6" {  } { { "nios/synthesis/submodules/nios_altpll_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780165 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_altpll_0_altpll_q152 " "Found entity 3: nios_altpll_0_altpll_q152" {  } { { "nios/synthesis/submodules/nios_altpll_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780165 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_altpll_0 " "Found entity 4: nios_altpll_0" {  } { { "nios/synthesis/submodules/nios_altpll_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_altpll_0.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_SW " "Found entity 1: nios_SW" {  } { { "nios/synthesis/submodules/nios_SW.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_SW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Avalon_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Avalon_Interface-rtl" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780528 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Avalon_Interface " "Found entity 1: Altera_UP_SD_Card_Avalon_Interface" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator-rtl " "Found design unit 1: Altera_UP_SD_Card_48_bit_Command_Generator-rtl" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780531 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator " "Found entity 1: Altera_UP_SD_Card_48_bit_Command_Generator" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_up_sd_card_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/submodules/altera_up_sd_card_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Buffer-rtl " "Found design unit 1: Altera_UP_SD_Card_Buffer-rtl" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780532 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Buffer " "Found entity 1: Altera_UP_SD_Card_Buffer" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_up_sd_card_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/submodules/altera_up_sd_card_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Clock-rtl " "Found design unit 1: Altera_UP_SD_Card_Clock-rtl" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780534 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Clock " "Found entity 1: Altera_UP_SD_Card_Clock" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_up_sd_card_control_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/submodules/altera_up_sd_card_control_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Control_FSM-rtl " "Found design unit 1: Altera_UP_SD_Card_Control_FSM-rtl" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780536 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Control_FSM " "Found entity 1: Altera_UP_SD_Card_Control_FSM" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_up_sd_card_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/submodules/altera_up_sd_card_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Interface-rtl" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780538 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Interface " "Found entity 1: Altera_UP_SD_Card_Interface" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_up_sd_card_response_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/submodules/altera_up_sd_card_response_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Response_Receiver-rtl " "Found design unit 1: Altera_UP_SD_Card_Response_Receiver-rtl" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780540 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Response_Receiver " "Found entity 1: Altera_UP_SD_Card_Response_Receiver" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_up_sd_crc16_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/submodules/altera_up_sd_crc16_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC16_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC16_Generator-rtl" {  } { { "nios/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780541 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC16_Generator " "Found entity 1: Altera_UP_SD_CRC16_Generator" {  } { { "nios/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_up_sd_crc7_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/submodules/altera_up_sd_crc7_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC7_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC7_Generator-rtl" {  } { { "nios/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780543 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC7_Generator " "Found entity 1: Altera_UP_SD_CRC7_Generator" {  } { { "nios/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_up_sd_signal_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/submodules/altera_up_sd_signal_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Signal_Trigger-rtl " "Found design unit 1: Altera_UP_SD_Signal_Trigger-rtl" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780544 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Signal_Trigger " "Found entity 1: Altera_UP_SD_Signal_Trigger" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_up_sd_card_memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/submodules/altera_up_sd_card_memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_up_sd_card_memory_block-SYN " "Found design unit 1: altera_up_sd_card_memory_block-SYN" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780546 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Memory_Block " "Found entity 1: Altera_UP_SD_Card_Memory_Block" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780546 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_CAMERA_CONFIG.v(301) " "Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(301): ignored dangling comma in List of Port Connections" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1593084780548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/mipi_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/mipi_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_CAMERA_CONFIG " "Found entity 1: MIPI_CAMERA_CONFIG" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780549 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_BRIDGE_CONFIG.v(358) " "Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 358 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1593084780551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/mipi_bridge_config.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/mipi_bridge_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CONFIG " "Found entity 1: MIPI_BRIDGE_CONFIG" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/mipi_bridge_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/mipi_bridge_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CAMERA_Config " "Found entity 1: MIPI_BRIDGE_CAMERA_Config" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/i2c_write_wdata.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/i2c_write_wdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_WDATA.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/i2c_write_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/i2c_write_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_PTR " "Found entity 1: I2C_WRITE_PTR" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_PTR.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/I2C_WRITE_PTR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/i2c_reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/i2c_reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_RESET_DELAY " "Found entity 1: I2C_RESET_DELAY" {  } { { "Video/MIPI_CAMERA/I2C_RESET_DELAY.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/I2C_RESET_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/i2c_read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/i2c_read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_DATA " "Found entity 1: I2C_READ_DATA" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/I2C_READ_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/clockmem.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/clockmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCKMEM " "Found entity 1: CLOCKMEM" {  } { { "Video/MIPI_CAMERA/CLOCKMEM.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/CLOCKMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/vga_read_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/vga_read_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_READ_COUNTER " "Found entity 1: VGA_READ_COUNTER" {  } { { "Video/D8M/VGA_READ_COUNTER.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/VGA_READ_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/raw2rgb_l.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/raw2rgb_l.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB_L " "Found entity 1: RAW2RGB_L" {  } { { "Video/D8M/RAW2RGB_L.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/RAW2RGB_L.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/raw_rgb_bin.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/raw_rgb_bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW_RGB_BIN " "Found entity 1: RAW_RGB_BIN" {  } { { "Video/D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/RAW_RGB_BIN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/line_buffer_j.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/line_buffer_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer_J " "Found entity 1: Line_Buffer_J" {  } { { "Video/D8M/Line_Buffer_J.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/Line_Buffer_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/d8m_write_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/d8m_write_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_WRITE_COUNTER " "Found entity 1: D8M_WRITE_COUNTER" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/D8M_WRITE_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/d8m_set.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/d8m_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_SET " "Found entity 1: D8M_SET" {  } { { "Video/D8M/D8M_SET.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/D8M_SET.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/vga_controller_trig.v 1 1 " "Found 1 design units, including 1 entities, in source file video/vga_controller_trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller_trig " "Found entity 1: VGA_Controller_trig" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file video/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESET_DELAY " "Found entity 1: RESET_DELAY" {  } { { "Video/RESET_DELAY.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/RESET_DELAY.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/fpsmonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file video/fpsmonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FpsMonitor " "Found entity 1: FpsMonitor" {  } { { "Video/FpsMonitor.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/FpsMonitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_LUT " "Found entity 1: D8M_LUT" {  } { { "Video/D8M_LUT.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/clock_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file video/clock_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DELAY " "Found entity 1: CLOCK_DELAY" {  } { { "Video/CLOCK_DELAY.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/CLOCK_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780580 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "ref colourfiltering.v(158) " "Verilog HDL Declaration warning at colourfiltering.v(158): \"ref\" is SystemVerilog-2005 keyword" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 158 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1593084780581 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "colourfiltering.v(214) " "Verilog HDL Module Instantiation warning at colourfiltering.v(214): ignored dangling comma in List of Port Connections" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 214 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1593084780582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colourfiltering.v 1 1 " "Found 1 design units, including 1 entities, in source file colourfiltering.v" { { "Info" "ISGN_ENTITY_NAME" "1 colourfiltering " "Found entity 1: colourfiltering" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_line.v 1 1 " "Found 1 design units, including 1 entities, in source file int_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_line " "Found entity 1: int_line" {  } { { "int_line.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/int_line.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/pll_test.v 1 1 " "Found 1 design units, including 1 entities, in source file video/pll_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test " "Found entity 1: pll_test" {  } { { "Video/pll_test.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/pll_test.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/fifo_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file video/fifo_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_pll " "Found entity 1: fifo_pll" {  } { { "Video/fifo_pll.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/fifo_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084780587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084780587 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SD_CLK colourfiltering.v(213) " "Verilog HDL Implicit Net warning at colourfiltering.v(213): created implicit net for \"SD_CLK\"" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 213 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084780595 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "colourfiltering " "Elaborating entity \"colourfiltering\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1593084780715 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "CAMERA_I2C_SCL_AF colourfiltering.v(83) " "Verilog HDL warning at colourfiltering.v(83): object CAMERA_I2C_SCL_AF used but never assigned" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 83 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1593084780715 "|colourfiltering"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CAMERA_I2C_SCL_AF 0 colourfiltering.v(83) " "Net \"CAMERA_I2C_SCL_AF\" at colourfiltering.v(83) has no driver or initial value, using a default initial value '0'" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1593084780717 "|colourfiltering"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG colourfiltering.v(9) " "Output port \"LEDG\" at colourfiltering.v(9) has no driver" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1593084780717 "|colourfiltering"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLOCK colourfiltering.v(32) " "Output port \"SD_CLOCK\" at colourfiltering.v(32) has no driver" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1593084780718 "|colourfiltering"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK colourfiltering.v(57) " "Output port \"MIPI_MCLK\" at colourfiltering.v(57) has no driver" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1593084780718 "|colourfiltering"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DELAY CLOCK_DELAY:del1 " "Elaborating entity \"CLOCK_DELAY\" for hierarchy \"CLOCK_DELAY:del1\"" {  } { { "colourfiltering.v" "del1" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084780735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D8M_LUT D8M_LUT:g_lut " "Elaborating entity \"D8M_LUT\" for hierarchy \"D8M_LUT:g_lut\"" {  } { { "colourfiltering.v" "g_lut" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084780748 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NEW_MIPI_PIXEL_D1 D8M_LUT.v(10) " "Output port \"NEW_MIPI_PIXEL_D1\" at D8M_LUT.v(10) has no driver" {  } { { "Video/D8M_LUT.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M_LUT.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1593084780948 "|colourfiltering|D8M_LUT:g_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESET_DELAY RESET_DELAY:u2 " "Elaborating entity \"RESET_DELAY\" for hierarchy \"RESET_DELAY:u2\"" {  } { { "colourfiltering.v" "u2" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084780995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CAMERA_Config MIPI_BRIDGE_CAMERA_Config:cfin " "Elaborating entity \"MIPI_BRIDGE_CAMERA_Config\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\"" {  } { { "colourfiltering.v" "cfin" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781012 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "VCM_I2C_SCL MIPI_BRIDGE_CAMERA_Config.v(20) " "Verilog HDL warning at MIPI_BRIDGE_CAMERA_Config.v(20): object VCM_I2C_SCL used but never assigned" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1593084781012 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VCM_I2C_SCL 0 MIPI_BRIDGE_CAMERA_Config.v(20) " "Net \"VCM_I2C_SCL\" at MIPI_BRIDGE_CAMERA_Config.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1593084781013 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "STEP MIPI_BRIDGE_CAMERA_Config.v(12) " "Output port \"STEP\" at MIPI_BRIDGE_CAMERA_Config.v(12) has no driver" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1593084781013 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_CAMERA_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv " "Elaborating entity \"MIPI_CAMERA_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\"" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" "camiv" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781026 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_CAMERA_CONFIG.v(128) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(128): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781029 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(174) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(174): truncated value with size 32 to match size of target (16)" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781030 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(201) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(201): truncated value with size 32 to match size of target (16)" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781030 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MIPI_CAMERA_CONFIG.v(226) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(226): truncated value with size 32 to match size of target (1)" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781036 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ID2 MIPI_CAMERA_CONFIG.v(12) " "Output port \"ID2\" at MIPI_CAMERA_CONFIG.v(12) has no driver" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1593084781057 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WORD_DATA\[15..8\] MIPI_CAMERA_CONFIG.v(20) " "Output port \"WORD_DATA\[15..8\]\" at MIPI_CAMERA_CONFIG.v(20) has no driver" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1593084781057 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_CAMERA_CONFIG.v(31) " "Output port \"TR\" at MIPI_CAMERA_CONFIG.v(31) has no driver" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1593084781057 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKMEM MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1 " "Elaborating entity \"CLOCKMEM\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\"" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "c1" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd\"" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "wrd" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781178 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(72) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_WDATA.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/I2C_WRITE_WDATA.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781179 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(143) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_WDATA.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/I2C_WRITE_WDATA.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781181 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(153) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_WDATA.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/I2C_WRITE_WDATA.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781181 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_PTR MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt " "Elaborating entity \"I2C_WRITE_PTR\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\"" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "wpt" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781213 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(61) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_PTR.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/I2C_WRITE_PTR.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781214 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(125) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_PTR.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/I2C_WRITE_PTR.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781215 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(135) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_PTR.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/I2C_WRITE_PTR.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781216 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(160) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_PTR.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/I2C_WRITE_PTR.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781216 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ_DATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd " "Elaborating entity \"I2C_READ_DATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd\"" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "rd" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 I2C_READ_DATA.v(53) " "Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9)" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/I2C_READ_DATA.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781249 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(67) " "Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/I2C_READ_DATA.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781249 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(90) " "Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/I2C_READ_DATA.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781249 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(93) " "Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/I2C_READ_DATA.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781249 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(104) " "Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/I2C_READ_DATA.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781250 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(168) " "Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/I2C_READ_DATA.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781251 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(178) " "Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/I2C_READ_DATA.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781251 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "I2C_READ_DATA.v(141) " "Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/I2C_READ_DATA.v" 141 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1593084781251 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_RESET_DELAY MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY " "Elaborating entity \"I2C_RESET_DELAY\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY\"" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "DY" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv " "Elaborating entity \"MIPI_BRIDGE_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\"" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" "mpiv" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781300 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(131) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(131): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781302 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(178) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(178): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781303 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(203) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8)" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781303 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(241) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(241): truncated value with size 32 to match size of target (16)" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781309 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(242) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(242): truncated value with size 32 to match size of target (16)" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781309 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(243) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(243): truncated value with size 32 to match size of target (16)" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781310 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(244) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(244): truncated value with size 32 to match size of target (16)" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781310 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(245) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(245): truncated value with size 32 to match size of target (16)" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781310 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_BRIDGE_CONFIG.v(36) " "Output port \"TR\" at MIPI_BRIDGE_CONFIG.v(36) has no driver" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1593084781317 "|colourfiltering|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test pll_test:ref " "Elaborating entity \"pll_test\" for hierarchy \"pll_test:ref\"" {  } { { "colourfiltering.v" "ref" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_test:ref\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_test:ref\|altpll:altpll_component\"" {  } { { "Video/pll_test.v" "altpll_component" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/pll_test.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_test:ref\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_test:ref\|altpll:altpll_component\"" {  } { { "Video/pll_test.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/pll_test.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_test:ref\|altpll:altpll_component " "Instantiated megafunction \"pll_test:ref\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_test " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_test\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781449 ""}  } { { "Video/pll_test.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/pll_test.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593084781449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_test_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_test_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test_altpll " "Found entity 1: pll_test_altpll" {  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/pll_test_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084781494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084781494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test_altpll pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated " "Elaborating entity \"pll_test_altpll\" for hierarchy \"pll_test:ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D8M_SET D8M_SET:ccd " "Elaborating entity \"D8M_SET\" for hierarchy \"D8M_SET:ccd\"" {  } { { "colourfiltering.v" "ccd" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781510 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oRESET_N D8M_SET.v(4) " "Output port \"oRESET_N\" at D8M_SET.v(4) has no driver" {  } { { "Video/D8M/D8M_SET.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/D8M_SET.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1593084781511 "|colourfiltering|D8M_SET:ccd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCLK D8M_SET.v(5) " "Output port \"SCLK\" at D8M_SET.v(5) has no driver" {  } { { "Video/D8M/D8M_SET.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/D8M_SET.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1593084781511 "|colourfiltering|D8M_SET:ccd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CCD_DVAL D8M_SET.v(22) " "Output port \"CCD_DVAL\" at D8M_SET.v(22) has no driver" {  } { { "Video/D8M/D8M_SET.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/D8M_SET.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1593084781511 "|colourfiltering|D8M_SET:ccd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CCD_LDVAL D8M_SET.v(23) " "Output port \"CCD_LDVAL\" at D8M_SET.v(23) has no driver" {  } { { "Video/D8M/D8M_SET.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/D8M_SET.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1593084781511 "|colourfiltering|D8M_SET:ccd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CCD_FDVAL D8M_SET.v(24) " "Output port \"CCD_FDVAL\" at D8M_SET.v(24) has no driver" {  } { { "Video/D8M/D8M_SET.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/D8M_SET.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1593084781511 "|colourfiltering|D8M_SET:ccd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D8M_WRITE_COUNTER D8M_SET:ccd\|D8M_WRITE_COUNTER:u3 " "Elaborating entity \"D8M_WRITE_COUNTER\" for hierarchy \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\"" {  } { { "Video/D8M/D8M_SET.v" "u3" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/D8M_SET.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781525 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(36) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(36): truncated value with size 32 to match size of target (16)" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/D8M_WRITE_COUNTER.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781525 "|colourfiltering|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(41) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(41): truncated value with size 32 to match size of target (16)" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/D8M_WRITE_COUNTER.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781526 "|colourfiltering|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(46) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(46): truncated value with size 32 to match size of target (16)" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/D8M_WRITE_COUNTER.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781526 "|colourfiltering|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(49) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(49): truncated value with size 32 to match size of target (16)" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/D8M_WRITE_COUNTER.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781526 "|colourfiltering|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_READ_COUNTER D8M_SET:ccd\|VGA_READ_COUNTER:cnt " "Elaborating entity \"VGA_READ_COUNTER\" for hierarchy \"D8M_SET:ccd\|VGA_READ_COUNTER:cnt\"" {  } { { "Video/D8M/D8M_SET.v" "cnt" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/D8M_SET.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781544 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_READ_COUNTER.v(15) " "Verilog HDL assignment warning at VGA_READ_COUNTER.v(15): truncated value with size 32 to match size of target (16)" {  } { { "Video/D8M/VGA_READ_COUNTER.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/VGA_READ_COUNTER.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781544 "|colourfiltering|D8M_SET:ccd|VGA_READ_COUNTER:cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB_L D8M_SET:ccd\|RAW2RGB_L:u4 " "Elaborating entity \"RAW2RGB_L\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\"" {  } { { "Video/D8M/D8M_SET.v" "u4" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/D8M_SET.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781559 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RAW2RGB_L.v(54) " "Verilog HDL assignment warning at RAW2RGB_L.v(54): truncated value with size 32 to match size of target (1)" {  } { { "Video/D8M/RAW2RGB_L.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/RAW2RGB_L.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781560 "|colourfiltering|D8M_SET:ccd|RAW2RGB_L:u4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDVAL RAW2RGB_L.v(22) " "Output port \"oDVAL\" at RAW2RGB_L.v(22) has no driver" {  } { { "Video/D8M/RAW2RGB_L.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/RAW2RGB_L.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1593084781560 "|colourfiltering|D8M_SET:ccd|RAW2RGB_L:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer_J D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0 " "Elaborating entity \"Line_Buffer_J\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\"" {  } { { "Video/D8M/RAW2RGB_L.v" "u0" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/RAW2RGB_L.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781575 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Line_Buffer_J.v(26) " "Verilog HDL assignment warning at Line_Buffer_J.v(26): truncated value with size 32 to match size of target (2)" {  } { { "Video/D8M/Line_Buffer_J.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/Line_Buffer_J.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781575 "|colourfiltering|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(29) " "Verilog HDL assignment warning at Line_Buffer_J.v(29): truncated value with size 32 to match size of target (1)" {  } { { "Video/D8M/Line_Buffer_J.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/Line_Buffer_J.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781575 "|colourfiltering|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(30) " "Verilog HDL assignment warning at Line_Buffer_J.v(30): truncated value with size 32 to match size of target (1)" {  } { { "Video/D8M/Line_Buffer_J.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/Line_Buffer_J.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781576 "|colourfiltering|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(31) " "Verilog HDL assignment warning at Line_Buffer_J.v(31): truncated value with size 32 to match size of target (1)" {  } { { "Video/D8M/Line_Buffer_J.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/Line_Buffer_J.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781576 "|colourfiltering|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(37) " "Verilog HDL assignment warning at Line_Buffer_J.v(37): truncated value with size 32 to match size of target (10)" {  } { { "Video/D8M/Line_Buffer_J.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/Line_Buffer_J.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781576 "|colourfiltering|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(44) " "Verilog HDL assignment warning at Line_Buffer_J.v(44): truncated value with size 32 to match size of target (10)" {  } { { "Video/D8M/Line_Buffer_J.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/Line_Buffer_J.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781576 "|colourfiltering|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_line D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1 " "Elaborating entity \"int_line\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\"" {  } { { "Video/D8M/Line_Buffer_J.v" "d1" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/Line_Buffer_J.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "int_line.v" "altsyncram_component" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/int_line.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "int_line.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/int_line.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Instantiated megafunction \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084781675 ""}  } { { "int_line.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/int_line.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593084781675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2oj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2oj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2oj1 " "Found entity 1: altsyncram_2oj1" {  } { { "db/altsyncram_2oj1.tdf" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/altsyncram_2oj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084781717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084781717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2oj1 D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated " "Elaborating entity \"altsyncram_2oj1\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_2oj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW_RGB_BIN D8M_SET:ccd\|RAW2RGB_L:u4\|RAW_RGB_BIN:bin " "Elaborating entity \"RAW_RGB_BIN\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|RAW_RGB_BIN:bin\"" {  } { { "Video/D8M/RAW2RGB_L.v" "bin" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/RAW2RGB_L.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781766 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(36) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(36): truncated value with size 32 to match size of target (10)" {  } { { "Video/D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/RAW_RGB_BIN.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781767 "|colourfiltering|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(42) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(42): truncated value with size 32 to match size of target (10)" {  } { { "Video/D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/RAW_RGB_BIN.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781767 "|colourfiltering|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(48) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(48): truncated value with size 32 to match size of target (10)" {  } { { "Video/D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/RAW_RGB_BIN.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781767 "|colourfiltering|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(54) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(54): truncated value with size 32 to match size of target (10)" {  } { { "Video/D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/RAW_RGB_BIN.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781767 "|colourfiltering|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller_trig VGA_Controller_trig:u1 " "Elaborating entity \"VGA_Controller_trig\" for hierarchy \"VGA_Controller_trig:u1\"" {  } { { "colourfiltering.v" "u1" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 VGA_Controller_trig.v(39) " "Verilog HDL assignment warning at VGA_Controller_trig.v(39): truncated value with size 10 to match size of target (8)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781785 "|colourfiltering|VGA_Controller_trig:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 VGA_Controller_trig.v(40) " "Verilog HDL assignment warning at VGA_Controller_trig.v(40): truncated value with size 10 to match size of target (8)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781785 "|colourfiltering|VGA_Controller_trig:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 VGA_Controller_trig.v(41) " "Verilog HDL assignment warning at VGA_Controller_trig.v(41): truncated value with size 10 to match size of target (8)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781785 "|colourfiltering|VGA_Controller_trig:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller_trig.v(58) " "Verilog HDL assignment warning at VGA_Controller_trig.v(58): truncated value with size 32 to match size of target (10)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781785 "|colourfiltering|VGA_Controller_trig:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller_trig.v(61) " "Verilog HDL assignment warning at VGA_Controller_trig.v(61): truncated value with size 32 to match size of target (10)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781785 "|colourfiltering|VGA_Controller_trig:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller_trig.v(64) " "Verilog HDL assignment warning at VGA_Controller_trig.v(64): truncated value with size 32 to match size of target (10)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781786 "|colourfiltering|VGA_Controller_trig:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller_trig.v(69) " "Verilog HDL assignment warning at VGA_Controller_trig.v(69): truncated value with size 32 to match size of target (1)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781786 "|colourfiltering|VGA_Controller_trig:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller_trig.v(70) " "Verilog HDL assignment warning at VGA_Controller_trig.v(70): truncated value with size 32 to match size of target (1)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593084781786 "|colourfiltering|VGA_Controller_trig:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios nios:nios1 " "Elaborating entity \"nios\" for hierarchy \"nios:nios1\"" {  } { { "colourfiltering.v" "nios1" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Avalon_Interface nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0 " "Elaborating entity \"Altera_UP_SD_Card_Avalon_Interface\" for hierarchy \"nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\"" {  } { { "nios/synthesis/nios.v" "altera_up_sd_card_avalon_interface_0" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Interface nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port " "Elaborating entity \"Altera_UP_SD_Card_Interface\" for hierarchy \"nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\"" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "SD_Card_Port" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_48_bit_Command_Generator nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator " "Elaborating entity \"Altera_UP_SD_Card_48_bit_Command_Generator\" for hierarchy \"nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\"" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "command_generator" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084781972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC7_Generator nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen " "Elaborating entity \"Altera_UP_SD_CRC7_Generator\" for hierarchy \"nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen\"" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "CRC7_Gen" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Response_Receiver nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver " "Elaborating entity \"Altera_UP_SD_Card_Response_Receiver\" for hierarchy \"nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\"" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "response_receiver" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Control_FSM nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM " "Elaborating entity \"Altera_UP_SD_Card_Control_FSM\" for hierarchy \"nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM\"" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "control_FSM" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Clock nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator " "Elaborating entity \"Altera_UP_SD_Card_Clock\" for hierarchy \"nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator\"" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "clock_generator" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Signal_Trigger nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger " "Elaborating entity \"Altera_UP_SD_Signal_Trigger\" for hierarchy \"nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger\"" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "SD_clock_pulse_trigger" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Buffer nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line " "Elaborating entity \"Altera_UP_SD_Card_Buffer\" for hierarchy \"nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\"" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "data_line" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC16_Generator nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker " "Elaborating entity \"Altera_UP_SD_CRC16_Generator\" for hierarchy \"nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker\"" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "crc16_checker" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Memory_Block nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory " "Elaborating entity \"Altera_UP_SD_Card_Memory_Block\" for hierarchy \"nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\"" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "packet_memory" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "altsyncram_component" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file initial_data.mif " "Parameter \"init_file\" = \"initial_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782254 ""}  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593084782254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pr92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pr92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pr92 " "Found entity 1: altsyncram_pr92" {  } { { "db/altsyncram_pr92.tdf" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/altsyncram_pr92.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084782294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084782294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pr92 nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_pr92:auto_generated " "Elaborating entity \"altsyncram_pr92\" for hierarchy \"nios:nios1\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_pr92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782295 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/initial_data.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/initial_data.mif -- setting all initial values to 0" {  } { { "nios/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1593084782298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_SW nios:nios1\|nios_SW:sw " "Elaborating entity \"nios_SW\" for hierarchy \"nios:nios1\|nios_SW:sw\"" {  } { { "nios/synthesis/nios.v" "sw" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_altpll_0 nios:nios1\|nios_altpll_0:altpll_0 " "Elaborating entity \"nios_altpll_0\" for hierarchy \"nios:nios1\|nios_altpll_0:altpll_0\"" {  } { { "nios/synthesis/nios.v" "altpll_0" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_altpll_0_stdsync_sv6 nios:nios1\|nios_altpll_0:altpll_0\|nios_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"nios_altpll_0_stdsync_sv6\" for hierarchy \"nios:nios1\|nios_altpll_0:altpll_0\|nios_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "nios/synthesis/submodules/nios_altpll_0.v" "stdsync2" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_altpll_0.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_altpll_0_dffpipe_l2c nios:nios1\|nios_altpll_0:altpll_0\|nios_altpll_0_stdsync_sv6:stdsync2\|nios_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"nios_altpll_0_dffpipe_l2c\" for hierarchy \"nios:nios1\|nios_altpll_0:altpll_0\|nios_altpll_0_stdsync_sv6:stdsync2\|nios_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "nios/synthesis/submodules/nios_altpll_0.v" "dffpipe3" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_altpll_0_altpll_q152 nios:nios1\|nios_altpll_0:altpll_0\|nios_altpll_0_altpll_q152:sd1 " "Elaborating entity \"nios_altpll_0_altpll_q152\" for hierarchy \"nios:nios1\|nios_altpll_0:altpll_0\|nios_altpll_0_altpll_q152:sd1\"" {  } { { "nios/synthesis/submodules/nios_altpll_0.v" "sd1" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_altpll_0.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_blue nios:nios1\|nios_blue:blue " "Elaborating entity \"nios_blue\" for hierarchy \"nios:nios1\|nios_blue:blue\"" {  } { { "nios/synthesis/nios.v" "blue" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_green nios:nios1\|nios_green:green " "Elaborating entity \"nios_green\" for hierarchy \"nios:nios1\|nios_green:green\"" {  } { { "nios/synthesis/nios.v" "green" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_0 nios:nios1\|nios_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_jtag_uart_0\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\"" {  } { { "nios/synthesis/nios.v" "jtag_uart_0" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_0_scfifo_w nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_jtag_uart_0_scfifo_w\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "the_nios_jtag_uart_0_scfifo_w" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "wfifo" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084782654 ""}  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593084782654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084782692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084782692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084782711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084782711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084782731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084782731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084782783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084782783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084782837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084782837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084782891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084782891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_0_scfifo_r nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_r:the_nios_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_jtag_uart_0_scfifo_r\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_r:the_nios_jtag_uart_0_scfifo_r\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "the_nios_jtag_uart_0_scfifo_r" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084782910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "nios_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084783176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084783208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084783208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084783208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084783208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084783208 ""}  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593084783208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084783317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084783442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0 nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"nios_nios2_gen2_0\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\"" {  } { { "nios/synthesis/nios.v" "nios2_gen2_0" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084783486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu " "Elaborating entity \"nios_nios2_gen2_0_cpu\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0.v" "cpu" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084783506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_test_bench nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_test_bench:the_nios_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"nios_nios2_gen2_0_cpu_test_bench\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_test_bench:the_nios_nios2_gen2_0_cpu_test_bench\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084783612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_register_bank_a_module nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"nios_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084783636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084783657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084783686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084783686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084783686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084783686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084783686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084783686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084783686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084783686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084783686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084783686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084783686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084783686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084783686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084783686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084783686 ""}  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593084783686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084783729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084783729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084783730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_register_bank_b_module nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_b_module:nios_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"nios_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_b_module:nios_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084783756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084783781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_debug nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084783816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084783861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084783893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084783893 ""}  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593084783893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_break nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_break:the_nios_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_break:the_nios_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084783896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_xbrk nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084783953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_dbrk nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084783970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_itrace nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084783989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_dtrace nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_td_mode nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_fifo nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_pib nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_im nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_im:the_nios_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_im:the_nios_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_avalon_reg nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_ocimem nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_ociram_sp_ram_module nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784325 ""}  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593084784325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084784368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084784368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_debug_slave_wrapper nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_debug_slave_tck nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"nios_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_debug_slave_sysclk nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "nios_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784545 ""}  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593084784545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784547 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_onchip_memory2_0 nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_onchip_memory2_0\" for hierarchy \"nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios/synthesis/nios.v" "onchip_memory2_0" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593084784638 ""}  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593084784638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_srg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_srg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_srg1 " "Found entity 1: altsyncram_srg1" {  } { { "db/altsyncram_srg1.tdf" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/altsyncram_srg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084784681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084784681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_srg1 nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_srg1:auto_generated " "Elaborating entity \"altsyncram_srg1\" for hierarchy \"nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_srg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_mm_interconnect_0\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios/synthesis/nios.v" "mm_interconnect_0" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084784905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "sw_s1_translator" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router " "Elaborating entity \"nios_mm_interconnect_0_router\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_default_decode nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\|nios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_default_decode\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\|nios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_001 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_mm_interconnect_0_router_001\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_001" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_001_default_decode nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\|nios_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\|nios_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_002 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_mm_interconnect_0_router_002\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_002" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_002_default_decode nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\|nios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\|nios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_003 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios_mm_interconnect_0_router_003\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_003:router_003\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_003" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_003_default_decode nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_003:router_003\|nios_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_003:router_003\|nios_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_demux nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_mm_interconnect_0_cmd_demux\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_demux_001 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_mux nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_mm_interconnect_0_cmd_mux\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_mux_001 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_demux nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_mm_interconnect_0_rsp_demux\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_demux_001 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"nios_mm_interconnect_0_rsp_demux_001\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_demux_003 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"nios_mm_interconnect_0_rsp_demux_003\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_mux nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_mm_interconnect_0_rsp_mux\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084785958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084786005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084786021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_mux_001 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084786035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084786062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084786077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "crosser" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084786093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084786114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084786175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084786199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084786216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_irq_mapper nios:nios1\|nios_irq_mapper:irq_mapper " "Elaborating entity \"nios_irq_mapper\" for hierarchy \"nios:nios1\|nios_irq_mapper:irq_mapper\"" {  } { { "nios/synthesis/nios.v" "irq_mapper" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084786264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:nios1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:nios1\|altera_reset_controller:rst_controller\"" {  } { { "nios/synthesis/nios.v" "rst_controller" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084786275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios:nios1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios:nios1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084786293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios:nios1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios:nios1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084786308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:nios1\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:nios1\|altera_reset_controller:rst_controller_001\"" {  } { { "nios/synthesis/nios.v" "rst_controller_001" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084786322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FpsMonitor FpsMonitor:uFps2 " "Elaborating entity \"FpsMonitor\" for hierarchy \"FpsMonitor:uFps2\"" {  } { { "colourfiltering.v" "uFps2" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084786340 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1593084787847 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.06.25.13:33:11 Progress: Loading sld1041b92a/alt_sld_fab_wrapper_hw.tcl " "2020.06.25.13:33:11 Progress: Loading sld1041b92a/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084791339 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084794140 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084794277 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084797974 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084798134 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084798291 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084798464 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084798468 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084798469 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1593084799163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1041b92a/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1041b92a/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1041b92a/alt_sld_fab.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/ip/sld1041b92a/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084799373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084799373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084799453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084799453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084799456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084799456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084799516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084799516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084799595 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084799595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084799595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593084799659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084799659 ""}
{ "Warning" "WSGN_WIRE_LOOP" "D8M_SET:ccd\|SDATA " "Node \"D8M_SET:ccd\|SDATA\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "Video/D8M/D8M_SET.v" "SDATA" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/D8M_SET.v" 6 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1593084800776 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "22 " "22 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1593084810709 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAMERA_I2C_SCL " "Inserted always-enabled tri-state buffer between \"CAMERA_I2C_SCL\" and its non-tri-state driver." {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 51 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1593084810840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MIPI_I2C_SCL " "Inserted always-enabled tri-state buffer between \"MIPI_I2C_SCL\" and its non-tri-state driver." {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1593084810840 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1593084810840 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "nios/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 274 -1 0 } } { "nios/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 398 -1 0 } } { "nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 398 -1 0 } } { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 23 -1 0 } } { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 28 -1 0 } } { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 25 -1 0 } } { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 24 -1 0 } } { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 281 -1 0 } } { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 255 -1 0 } } { "nios/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 333 -1 0 } } { "nios/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 90 -1 0 } } { "nios/synthesis/submodules/nios_altpll_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_altpll_0.v" 261 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1593084810871 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1593084810871 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~_emulated D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~1 " "Register \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL\" is converted into an equivalent circuit using register \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~_emulated\" and latch \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~1\"" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/D8M_WRITE_COUNTER.v" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1593084810871 "|colourfiltering|D8M_SET:ccd|D8M_WRITE_COUNTER:u3|Pre_LVAL"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~_emulated D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~1 " "Register \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL\" is converted into an equivalent circuit using register \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~_emulated\" and latch \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~1\"" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/D8M_WRITE_COUNTER.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1593084810871 "|colourfiltering|D8M_SET:ccd|D8M_WRITE_COUNTER:u3|Pre_FVAL"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1593084810871 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "CAMERA_I2C_SCL~synth " "Node \"CAMERA_I2C_SCL~synth\"" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593084820188 ""} { "Warning" "WMLS_MLS_NODE_NAME" "MIPI_I2C_SCL~synth " "Node \"MIPI_I2C_SCL~synth\"" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593084820188 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1593084820188 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLOCK GND " "Pin \"SD_CLOCK\" is stuck at GND" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|SD_CLOCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|UART_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_CS_n GND " "Pin \"MIPI_CS_n\" is stuck at GND" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|MIPI_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_MCLK GND " "Pin \"MIPI_MCLK\" is stuck at GND" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593084820189 "|colourfiltering|MIPI_MCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1593084820189 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084820492 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "135 " "135 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1593084824764 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l7 " "Logic cell \"CLOCK_DELAY:del1\|l7\"" {  } { { "Video/CLOCK_DELAY.v" "l7" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/CLOCK_DELAY.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1593084824803 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l6 " "Logic cell \"CLOCK_DELAY:del1\|l6\"" {  } { { "Video/CLOCK_DELAY.v" "l6" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/CLOCK_DELAY.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1593084824803 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig " "Logic cell \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig\"" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "const_zero_sig" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1593084824803 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig " "Logic cell \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig\"" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "const_zero_sig" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 274 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1593084824803 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l5 " "Logic cell \"CLOCK_DELAY:del1\|l5\"" {  } { { "Video/CLOCK_DELAY.v" "l5" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/CLOCK_DELAY.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1593084824803 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l4 " "Logic cell \"CLOCK_DELAY:del1\|l4\"" {  } { { "Video/CLOCK_DELAY.v" "l4" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/CLOCK_DELAY.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1593084824803 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l3 " "Logic cell \"CLOCK_DELAY:del1\|l3\"" {  } { { "Video/CLOCK_DELAY.v" "l3" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/CLOCK_DELAY.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1593084824803 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l2 " "Logic cell \"CLOCK_DELAY:del1\|l2\"" {  } { { "Video/CLOCK_DELAY.v" "l2" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/CLOCK_DELAY.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1593084824803 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l1 " "Logic cell \"CLOCK_DELAY:del1\|l1\"" {  } { { "Video/CLOCK_DELAY.v" "l1" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/CLOCK_DELAY.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1593084824803 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l0 " "Logic cell \"CLOCK_DELAY:del1\|l0\"" {  } { { "Video/CLOCK_DELAY.v" "l0" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/CLOCK_DELAY.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1593084824803 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1593084824803 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/output_files/colourfiltering.map.smsg " "Generated suppressed messages file C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/output_files/colourfiltering.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084825432 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1593084827686 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593084827686 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593084828182 "|colourfiltering|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593084828182 "|colourfiltering|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593084828182 "|colourfiltering|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593084828182 "|colourfiltering|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593084828182 "|colourfiltering|UART_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593084828182 "|colourfiltering|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1593084828182 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6286 " "Implemented 6286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1593084828183 ""} { "Info" "ICUT_CUT_TM_OPINS" "121 " "Implemented 121 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1593084828183 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "7 " "Implemented 7 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1593084828183 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5937 " "Implemented 5937 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1593084828183 ""} { "Info" "ICUT_CUT_TM_RAMS" "175 " "Implemented 175 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1593084828183 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1593084828183 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1593084828183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 153 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 153 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4968 " "Peak virtual memory: 4968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593084828290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 25 13:33:48 2020 " "Processing ended: Thu Jun 25 13:33:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593084828290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593084828290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593084828290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1593084828290 ""}
