

================================================================
== Vivado HLS Report for 'k2c_affine_matmul_1'
================================================================
* Date:           Thu Apr 18 00:48:47 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        vlsiModel
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.122|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|        10|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      0|       0|     432|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     21|     694|     527|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     182|
|Register         |        -|      -|     624|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     22|    1318|    1141|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      2|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |vlsiModel_fadd_32cud_U159  |vlsiModel_fadd_32cud  |        0|      2|  205|  203|
    |vlsiModel_fmul_32dEe_U160  |vlsiModel_fmul_32dEe  |        0|      3|  128|  129|
    |vlsiModel_mul_64sbkb_U161  |vlsiModel_mul_64sbkb  |        0|     16|  361|  195|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|     21|  694|  527|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |vlsiModel_mac_mulwdI_U162  |vlsiModel_mac_mulwdI  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |inneridx_fu_221_p2   |     *    |      0|  0|  33|           7|           7|
    |outrowidx_fu_216_p2  |     *    |      0|  0|  25|           6|           6|
    |i_66_fu_210_p2       |     +    |      0|  0|  71|           1|          64|
    |j_14_fu_239_p2       |     +    |      0|  0|  71|           1|          64|
    |k_3_fu_268_p2        |     +    |      0|  0|  71|           1|          64|
    |p_1_fu_182_p2        |     +    |      0|  0|  15|           5|           1|
    |sum2_fu_245_p2       |     +    |      0|  0|  15|           6|           6|
    |sum5_fu_274_p2       |     +    |      0|  0|  15|           7|           7|
    |exitcond1_fu_234_p2  |   icmp   |      0|  0|  29|          64|          64|
    |exitcond2_fu_205_p2  |   icmp   |      0|  0|  29|          64|          64|
    |exitcond3_fu_177_p2  |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_fu_263_p2   |   icmp   |      0|  0|  29|          64|          64|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 432|         290|         475|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |C_address0     |   15|          3|    5|         15|
    |C_d0           |   15|          3|   32|         96|
    |ap_NS_fsm      |  101|         21|    1|         21|
    |grp_fu_150_p1  |   15|          3|   32|         96|
    |i_reg_115      |    9|          2|   64|        128|
    |j_reg_126      |    9|          2|   64|        128|
    |k_reg_139      |    9|          2|   64|        128|
    |p_reg_104      |    9|          2|    5|         10|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  182|         38|  267|        622|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |A_load_reg_402     |  32|   0|   32|          0|
    |B_load_reg_407     |  32|   0|   32|          0|
    |C_addr_7_reg_374   |   5|   0|    5|          0|
    |ap_CS_fsm          |  20|   0|   20|          0|
    |i_66_reg_346       |  64|   0|   64|          0|
    |i_reg_115          |  64|   0|   64|          0|
    |inneridx_reg_356   |   7|   0|    7|          0|
    |j_14_reg_369       |  64|   0|   64|          0|
    |j_reg_126          |  64|   0|   64|          0|
    |k_3_reg_382        |  64|   0|   64|          0|
    |k_reg_139          |  64|   0|   64|          0|
    |outrowidx_reg_351  |   6|   0|    6|          0|
    |p_reg_104          |   5|   0|    5|          0|
    |tmp_112_reg_328    |   6|   0|    6|          0|
    |tmp_113_reg_333    |   7|   0|    7|          0|
    |tmp_114_reg_338    |  12|   0|   12|          0|
    |tmp_117_reg_361    |  12|   0|   12|          0|
    |tmp_7_reg_412      |  32|   0|   32|          0|
    |tmp_reg_315        |  64|   0|   64|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 624|   0|  624|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------+-----+-----+------------+---------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|ap_start    |  in |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|ap_done     | out |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|ap_idle     | out |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|ap_ready    | out |    1| ap_ctrl_hs | k2c_affine_matmul.1 | return value |
|C_address0  | out |    5|  ap_memory |          C          |     array    |
|C_ce0       | out |    1|  ap_memory |          C          |     array    |
|C_we0       | out |    1|  ap_memory |          C          |     array    |
|C_d0        | out |   32|  ap_memory |          C          |     array    |
|C_q0        |  in |   32|  ap_memory |          C          |     array    |
|A_address0  | out |    6|  ap_memory |          A          |     array    |
|A_ce0       | out |    1|  ap_memory |          A          |     array    |
|A_q0        |  in |   32|  ap_memory |          A          |     array    |
|B_address0  | out |   11|  ap_memory |          B          |     array    |
|B_ce0       | out |    1|  ap_memory |          B          |     array    |
|B_q0        |  in |   32|  ap_memory |          B          |     array    |
|d_address0  | out |    5|  ap_memory |          d          |     array    |
|d_ce0       | out |    1|  ap_memory |          d          |     array    |
|d_q0        |  in |   32|  ap_memory |          d          |     array    |
|outrows     |  in |   64|   ap_none  |       outrows       |    scalar    |
|outcols     |  in |   64|   ap_none  |       outcols       |    scalar    |
|innerdim    |  in |   64|   ap_none  |       innerdim      |    scalar    |
+------------+-----+-----+------------+---------------------+--------------+

