[13:11:14.744] <TB0>     INFO: *** Welcome to pxar ***
[13:11:14.744] <TB0>     INFO: *** Today: 2016/09/02
[13:11:14.751] <TB0>     INFO: *** Version: 47bc-dirty
[13:11:14.751] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C15.dat
[13:11:14.752] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:11:14.752] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//defaultMaskFile.dat
[13:11:14.752] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters_C15.dat
[13:11:14.827] <TB0>     INFO:         clk: 4
[13:11:14.827] <TB0>     INFO:         ctr: 4
[13:11:14.827] <TB0>     INFO:         sda: 19
[13:11:14.827] <TB0>     INFO:         tin: 9
[13:11:14.827] <TB0>     INFO:         level: 15
[13:11:14.827] <TB0>     INFO:         triggerdelay: 0
[13:11:14.827] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:11:14.827] <TB0>     INFO: Log level: DEBUG
[13:11:14.837] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:11:14.849] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:11:14.852] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:11:14.854] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:11:16.406] <TB0>     INFO: DUT info: 
[13:11:16.406] <TB0>     INFO: The DUT currently contains the following objects:
[13:11:16.406] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:11:16.406] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:11:16.406] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:11:16.406] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:11:16.406] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.406] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.406] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.406] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.406] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.406] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.406] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.406] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.406] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.406] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.406] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.406] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.406] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.406] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.406] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.406] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:11:16.407] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:11:16.408] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:11:16.409] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:11:16.409] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:11:16.409] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:11:16.409] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:11:16.409] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:11:16.409] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:11:16.409] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:11:16.409] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:11:16.409] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:11:16.409] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:11:16.409] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:11:16.409] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:11:16.409] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:11:16.419] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30871552
[13:11:16.419] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x23bd310
[13:11:16.419] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x232f770
[13:11:16.419] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f6df5d94010
[13:11:16.419] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f6dfbfff510
[13:11:16.419] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30937088 fPxarMemory = 0x7f6df5d94010
[13:11:16.420] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 402mA
[13:11:16.421] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 490.4mA
[13:11:16.421] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.9 C
[13:11:16.421] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:11:16.822] <TB0>     INFO: enter 'restricted' command line mode
[13:11:16.822] <TB0>     INFO: enter test to run
[13:11:16.822] <TB0>     INFO:   test: FPIXTest no parameter change
[13:11:16.822] <TB0>     INFO:   running: fpixtest
[13:11:16.822] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:11:16.825] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:11:16.825] <TB0>     INFO: ######################################################################
[13:11:16.825] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:11:16.825] <TB0>     INFO: ######################################################################
[13:11:16.828] <TB0>     INFO: ######################################################################
[13:11:16.828] <TB0>     INFO: PixTestPretest::doTest()
[13:11:16.828] <TB0>     INFO: ######################################################################
[13:11:16.831] <TB0>     INFO:    ----------------------------------------------------------------------
[13:11:16.831] <TB0>     INFO:    PixTestPretest::programROC() 
[13:11:16.831] <TB0>     INFO:    ----------------------------------------------------------------------
[13:11:34.848] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:11:34.848] <TB0>     INFO: IA differences per ROC:  16.8 18.5 17.7 19.3 18.5 17.7 39.4 19.3 16.8 18.5 18.5 20.1 17.7 17.7 17.7 18.5
[13:11:34.914] <TB0>     INFO:    ----------------------------------------------------------------------
[13:11:34.914] <TB0>     INFO:    PixTestPretest::checkIdig() 
[13:11:34.914] <TB0>     INFO:    ----------------------------------------------------------------------
[13:11:36.167] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:11:36.668] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:11:37.170] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[13:11:37.672] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:11:38.173] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:11:38.675] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:11:39.177] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 20.1 mA
[13:11:39.679] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:11:40.180] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:11:40.682] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:11:41.184] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:11:41.685] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:11:42.187] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:11:42.689] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:11:43.191] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:11:43.692] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:11:43.946] <TB0>     INFO: Idig [mA/ROC]: 1.6 2.4 1.6 2.4 2.4 2.4 20.1 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 
[13:11:43.946] <TB0>     INFO: Test took 9035 ms.
[13:11:43.946] <TB0>     INFO: PixTestPretest::checkIdig() done.
[13:11:43.981] <TB0>     INFO:    ----------------------------------------------------------------------
[13:11:43.981] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:11:43.981] <TB0>     INFO:    ----------------------------------------------------------------------
[13:11:44.084] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 76.875 mA
[13:11:44.186] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.625 mA
[13:11:44.287] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  80 Ia 23.625 mA
[13:11:44.387] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  82 Ia 24.425 mA
[13:11:44.488] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  81 Ia 24.425 mA
[13:11:44.589] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  80 Ia 24.425 mA
[13:11:44.691] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  79 Ia 23.625 mA
[13:11:44.792] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  81 Ia 24.425 mA
[13:11:44.892] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  80 Ia 24.425 mA
[13:11:44.993] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  79 Ia 23.625 mA
[13:11:45.093] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  81 Ia 24.425 mA
[13:11:45.194] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  80 Ia 23.625 mA
[13:11:45.295] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  82 Ia 24.425 mA
[13:11:45.397] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 24.425 mA
[13:11:45.498] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  77 Ia 24.425 mA
[13:11:45.599] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  76 Ia 23.625 mA
[13:11:45.699] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  78 Ia 23.625 mA
[13:11:45.801] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  80 Ia 26.025 mA
[13:11:45.901] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  69 Ia 22.725 mA
[13:11:46.002] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  77 Ia 23.625 mA
[13:11:46.103] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  79 Ia 24.425 mA
[13:11:46.203] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  78 Ia 24.425 mA
[13:11:46.304] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  77 Ia 23.625 mA
[13:11:46.404] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  79 Ia 24.425 mA
[13:11:46.505] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  78 Ia 24.425 mA
[13:11:46.606] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.625 mA
[13:11:46.706] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  80 Ia 25.225 mA
[13:11:46.807] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  74 Ia 22.725 mA
[13:11:46.908] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  82 Ia 26.025 mA
[13:11:47.009] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  71 Ia 22.725 mA
[13:11:47.111] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  79 Ia 24.425 mA
[13:11:47.212] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  78 Ia 23.625 mA
[13:11:47.312] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  80 Ia 25.225 mA
[13:11:47.413] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  74 Ia 23.625 mA
[13:11:47.514] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  76 Ia 23.625 mA
[13:11:47.615] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  78 Ia 24.425 mA
[13:11:47.716] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  77 Ia 23.625 mA
[13:11:47.818] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 26.025 mA
[13:11:47.919] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  67 Ia 23.625 mA
[13:11:48.020] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  69 Ia 23.625 mA
[13:11:48.121] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  71 Ia 24.425 mA
[13:11:48.221] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  70 Ia 23.625 mA
[13:11:48.322] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  72 Ia 23.625 mA
[13:11:48.424] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  74 Ia 24.425 mA
[13:11:48.525] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  73 Ia 23.625 mA
[13:11:48.626] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  75 Ia 24.425 mA
[13:11:48.727] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  74 Ia 24.425 mA
[13:11:48.827] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  73 Ia 24.425 mA
[13:11:48.928] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  72 Ia 23.625 mA
[13:11:49.030] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 24.425 mA
[13:11:49.130] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  77 Ia 24.425 mA
[13:11:49.231] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  76 Ia 23.625 mA
[13:11:49.331] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  78 Ia 24.425 mA
[13:11:49.432] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  77 Ia 24.425 mA
[13:11:49.533] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  76 Ia 24.425 mA
[13:11:49.633] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  75 Ia 23.625 mA
[13:11:49.734] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  77 Ia 23.625 mA
[13:11:49.835] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  79 Ia 24.425 mA
[13:11:49.936] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  78 Ia 24.425 mA
[13:11:50.036] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  77 Ia 24.425 mA
[13:11:50.137] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  76 Ia 23.625 mA
[13:11:50.239] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.625 mA
[13:11:50.339] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  80 Ia 24.425 mA
[13:11:50.440] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  79 Ia 24.425 mA
[13:11:50.540] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  78 Ia 23.625 mA
[13:11:50.641] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  80 Ia 24.425 mA
[13:11:50.741] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  79 Ia 24.425 mA
[13:11:50.842] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  78 Ia 23.625 mA
[13:11:50.943] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  80 Ia 24.425 mA
[13:11:51.044] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  79 Ia 24.425 mA
[13:11:51.144] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  78 Ia 24.425 mA
[13:11:51.245] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  77 Ia 23.625 mA
[13:11:51.346] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  79 Ia 24.425 mA
[13:11:51.448] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 46.125 mA
[13:11:51.548] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana   0 Ia 5.925 mA
[13:11:51.649] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana 109 Ia 59.725 mA
[13:11:51.750] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana   0 Ia 5.925 mA
[13:11:51.850] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana 109 Ia 59.725 mA
[13:11:51.951] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana   0 Ia 5.925 mA
[13:11:52.052] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana 109 Ia 59.725 mA
[13:11:52.153] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana   0 Ia 5.125 mA
[13:11:52.253] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana 113 Ia 62.125 mA
[13:11:52.354] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana   0 Ia 5.125 mA
[13:11:52.455] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana 113 Ia 62.125 mA
[13:11:52.555] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana   0 Ia 5.125 mA
[13:11:52.657] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 26.025 mA
[13:11:52.757] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  67 Ia 22.725 mA
[13:11:52.859] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  75 Ia 24.425 mA
[13:11:52.960] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  74 Ia 24.425 mA
[13:11:53.061] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  73 Ia 24.425 mA
[13:11:53.161] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  72 Ia 23.625 mA
[13:11:53.263] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  74 Ia 24.425 mA
[13:11:53.363] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  73 Ia 24.425 mA
[13:11:53.464] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  72 Ia 23.625 mA
[13:11:53.565] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  74 Ia 24.425 mA
[13:11:53.665] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  73 Ia 24.425 mA
[13:11:53.766] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  72 Ia 23.625 mA
[13:11:53.867] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.625 mA
[13:11:53.968] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  80 Ia 24.425 mA
[13:11:54.069] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  79 Ia 23.625 mA
[13:11:54.170] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  81 Ia 24.425 mA
[13:11:54.270] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  80 Ia 24.425 mA
[13:11:54.371] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  79 Ia 22.725 mA
[13:11:54.472] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  87 Ia 26.025 mA
[13:11:54.572] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  76 Ia 22.725 mA
[13:11:54.673] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  84 Ia 24.425 mA
[13:11:54.773] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  83 Ia 24.425 mA
[13:11:54.874] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  82 Ia 24.425 mA
[13:11:54.975] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  81 Ia 24.425 mA
[13:11:55.077] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 24.425 mA
[13:11:55.177] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  77 Ia 23.625 mA
[13:11:55.278] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  79 Ia 24.425 mA
[13:11:55.379] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  78 Ia 24.425 mA
[13:11:55.479] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  77 Ia 23.625 mA
[13:11:55.580] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  79 Ia 24.425 mA
[13:11:55.681] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  78 Ia 24.425 mA
[13:11:55.782] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  77 Ia 24.425 mA
[13:11:55.882] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  76 Ia 23.625 mA
[13:11:55.983] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  78 Ia 24.425 mA
[13:11:56.084] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  77 Ia 24.425 mA
[13:11:56.185] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  76 Ia 23.625 mA
[13:11:56.286] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.625 mA
[13:11:56.387] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  80 Ia 24.425 mA
[13:11:56.487] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  79 Ia 24.425 mA
[13:11:56.588] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  78 Ia 23.625 mA
[13:11:56.689] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  80 Ia 24.425 mA
[13:11:56.790] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  79 Ia 24.425 mA
[13:11:56.891] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  78 Ia 24.425 mA
[13:11:56.992] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  77 Ia 23.625 mA
[13:11:57.092] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  79 Ia 24.425 mA
[13:11:57.193] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  78 Ia 24.425 mA
[13:11:57.294] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  77 Ia 23.625 mA
[13:11:57.394] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  79 Ia 24.425 mA
[13:11:57.496] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 26.025 mA
[13:11:57.597] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  67 Ia 23.625 mA
[13:11:57.697] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  69 Ia 23.625 mA
[13:11:57.798] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  71 Ia 24.425 mA
[13:11:57.899] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  70 Ia 24.425 mA
[13:11:57.999] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  69 Ia 24.425 mA
[13:11:58.100] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  68 Ia 23.625 mA
[13:11:58.200] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  70 Ia 24.425 mA
[13:11:58.301] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  69 Ia 23.625 mA
[13:11:58.402] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  71 Ia 24.425 mA
[13:11:58.502] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  70 Ia 23.625 mA
[13:11:58.604] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  72 Ia 24.425 mA
[13:11:58.705] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 24.425 mA
[13:11:58.806] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  77 Ia 23.625 mA
[13:11:58.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  79 Ia 24.425 mA
[13:11:59.008] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  78 Ia 23.625 mA
[13:11:59.108] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  80 Ia 25.225 mA
[13:11:59.209] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  74 Ia 23.625 mA
[13:11:59.310] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  76 Ia 23.625 mA
[13:11:59.410] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  78 Ia 24.425 mA
[13:11:59.511] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  77 Ia 24.425 mA
[13:11:59.612] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  76 Ia 23.625 mA
[13:11:59.712] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  78 Ia 23.625 mA
[13:11:59.813] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  80 Ia 26.025 mA
[13:11:59.914] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.425 mA
[13:12:00.015] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  77 Ia 24.425 mA
[13:12:00.116] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  76 Ia 23.625 mA
[13:12:00.216] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  78 Ia 24.425 mA
[13:12:00.317] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  77 Ia 24.425 mA
[13:12:00.418] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  76 Ia 23.625 mA
[13:12:00.518] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  78 Ia 24.425 mA
[13:12:00.619] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  77 Ia 24.425 mA
[13:12:00.720] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  76 Ia 23.625 mA
[13:12:00.820] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  78 Ia 24.425 mA
[13:12:00.921] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  77 Ia 23.625 mA
[13:12:01.021] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  79 Ia 24.425 mA
[13:12:01.123] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 24.425 mA
[13:12:01.224] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  77 Ia 23.625 mA
[13:12:01.325] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  79 Ia 24.425 mA
[13:12:01.425] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  78 Ia 24.425 mA
[13:12:01.526] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  77 Ia 23.625 mA
[13:12:01.626] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  79 Ia 24.425 mA
[13:12:01.727] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  78 Ia 24.425 mA
[13:12:01.828] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  77 Ia 23.625 mA
[13:12:01.929] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  79 Ia 24.425 mA
[13:12:02.029] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  78 Ia 23.625 mA
[13:12:02.130] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  80 Ia 25.225 mA
[13:12:02.231] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  74 Ia 23.625 mA
[13:12:02.332] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.625 mA
[13:12:02.433] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  80 Ia 24.425 mA
[13:12:02.533] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  79 Ia 23.625 mA
[13:12:02.634] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  81 Ia 24.425 mA
[13:12:02.735] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  80 Ia 24.425 mA
[13:12:02.836] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  79 Ia 23.625 mA
[13:12:02.937] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  81 Ia 24.425 mA
[13:12:03.037] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  80 Ia 24.425 mA
[13:12:03.138] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  79 Ia 23.625 mA
[13:12:03.239] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  81 Ia 25.225 mA
[13:12:03.340] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  75 Ia 22.725 mA
[13:12:03.441] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  83 Ia 25.225 mA
[13:12:03.469] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  82
[13:12:03.469] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[13:12:03.469] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  77
[13:12:03.469] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  72
[13:12:03.469] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  76
[13:12:03.469] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  79
[13:12:03.469] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  78
[13:12:03.469] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  72
[13:12:03.469] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  81
[13:12:03.470] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  76
[13:12:03.470] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  79
[13:12:03.470] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  72
[13:12:03.470] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  80
[13:12:03.471] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  79
[13:12:03.471] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  74
[13:12:03.471] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  83
[13:12:05.297] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 404.4 mA = 25.275 mA/ROC
[13:12:05.297] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  18.5  18.5  18.5  18.5  18.5  40.2  18.5  18.5  18.5  18.5  19.3  20.1  18.5  17.7  20.1
[13:12:05.330] <TB0>     INFO:    ----------------------------------------------------------------------
[13:12:05.330] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:12:05.330] <TB0>     INFO:    ----------------------------------------------------------------------
[13:12:05.465] <TB0>     INFO: Expecting 231680 events.
[13:12:13.517] <TB0>     INFO: 231680 events read in total (7334ms).
[13:12:13.672] <TB0>     INFO: Test took 8339ms.
[13:12:13.874] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 75 and Delta(CalDel) = 61
[13:12:13.878] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 89 and Delta(CalDel) = 60
[13:12:13.881] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 104 and Delta(CalDel) = 63
[13:12:13.885] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 100 and Delta(CalDel) = 58
[13:12:13.889] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 90 and Delta(CalDel) = 64
[13:12:13.892] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 74 and Delta(CalDel) = 57
[13:12:13.895] <TB0>     INFO: fwp_c12_r22_C6 does not pass: vthrComp = 51 Delta(CalDel) = 13, trying another
[13:12:14.030] <TB0>     INFO: Expecting 231680 events.
[13:12:22.215] <TB0>     INFO: 231680 events read in total (7470ms).
[13:12:22.220] <TB0>     INFO: Test took 8322ms.
[13:12:22.557] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C0 OK, with vthrComp = 77 and Delta(CalDel) = 61
[13:12:22.560] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C1 OK, with vthrComp = 123 and Delta(CalDel) = 60
[13:12:22.564] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C2 OK, with vthrComp = 116 and Delta(CalDel) = 62
[13:12:22.567] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C3 OK, with vthrComp = 99 and Delta(CalDel) = 56
[13:12:22.571] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C4 OK, with vthrComp = 88 and Delta(CalDel) = 63
[13:12:22.574] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C5 OK, with vthrComp = 105 and Delta(CalDel) = 58
[13:12:22.578] <TB0>     INFO: fwp_c5_r5_C6 does not pass: vthrComp = 50 Delta(CalDel) = 13, trying another
[13:12:22.712] <TB0>     INFO: Expecting 231680 events.
[13:12:30.869] <TB0>     INFO: 231680 events read in total (7442ms).
[13:12:30.874] <TB0>     INFO: Test took 8294ms.
[13:12:31.213] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c15_r26_C0 OK, with vthrComp = 82 and Delta(CalDel) = 60
[13:12:31.217] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c15_r26_C1 OK, with vthrComp = 94 and Delta(CalDel) = 60
[13:12:31.220] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c15_r26_C2 OK, with vthrComp = 99 and Delta(CalDel) = 62
[13:12:31.223] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c15_r26_C3 OK, with vthrComp = 117 and Delta(CalDel) = 56
[13:12:31.227] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c15_r26_C4 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:12:31.230] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c15_r26_C5 OK, with vthrComp = 81 and Delta(CalDel) = 57
[13:12:31.234] <TB0>     INFO: fwp_c15_r26_C6 does not pass: vthrComp = 47 Delta(CalDel) = 13, trying another
[13:12:31.368] <TB0>     INFO: Expecting 231680 events.
[13:12:39.523] <TB0>     INFO: 231680 events read in total (7441ms).
[13:12:39.528] <TB0>     INFO: Test took 8293ms.
[13:12:39.869] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c20_r32_C0 OK, with vthrComp = 79 and Delta(CalDel) = 61
[13:12:39.873] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c20_r32_C1 OK, with vthrComp = 86 and Delta(CalDel) = 60
[13:12:39.876] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c20_r32_C2 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:12:39.880] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c20_r32_C3 OK, with vthrComp = 94 and Delta(CalDel) = 56
[13:12:39.883] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c20_r32_C4 OK, with vthrComp = 88 and Delta(CalDel) = 63
[13:12:39.887] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c20_r32_C5 OK, with vthrComp = 62 and Delta(CalDel) = 57
[13:12:39.890] <TB0>     INFO: fwp_c20_r32_C6 does not pass: vthrComp = 49 Delta(CalDel) = 13, trying another
[13:12:40.024] <TB0>     INFO: Expecting 231680 events.
[13:12:48.236] <TB0>     INFO: 231680 events read in total (7495ms).
[13:12:48.240] <TB0>     INFO: Test took 8348ms.
[13:12:48.581] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c25_r36_C0 OK, with vthrComp = 77 and Delta(CalDel) = 62
[13:12:48.585] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c25_r36_C1 OK, with vthrComp = 88 and Delta(CalDel) = 60
[13:12:48.588] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c25_r36_C2 OK, with vthrComp = 96 and Delta(CalDel) = 62
[13:12:48.591] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c25_r36_C3 OK, with vthrComp = 98 and Delta(CalDel) = 56
[13:12:48.595] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c25_r36_C4 OK, with vthrComp = 95 and Delta(CalDel) = 62
[13:12:48.598] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c25_r36_C5 OK, with vthrComp = 73 and Delta(CalDel) = 58
[13:12:48.602] <TB0>     INFO: fwp_c25_r36_C6 does not pass: vthrComp = 38 Delta(CalDel) = 13, trying another
[13:12:48.735] <TB0>     INFO: Expecting 231680 events.
[13:12:56.905] <TB0>     INFO: 231680 events read in total (7455ms).
[13:12:56.910] <TB0>     INFO: Test took 8306ms.
[13:12:57.252] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c30_r42_C0 OK, with vthrComp = 74 and Delta(CalDel) = 61
[13:12:57.256] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c30_r42_C1 OK, with vthrComp = 90 and Delta(CalDel) = 59
[13:12:57.259] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c30_r42_C2 OK, with vthrComp = 84 and Delta(CalDel) = 63
[13:12:57.263] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c30_r42_C3 OK, with vthrComp = 92 and Delta(CalDel) = 56
[13:12:57.267] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c30_r42_C4 OK, with vthrComp = 79 and Delta(CalDel) = 63
[13:12:57.271] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c30_r42_C5 OK, with vthrComp = 82 and Delta(CalDel) = 58
[13:12:57.275] <TB0>     INFO: fwp_c30_r42_C6 does not pass: vthrComp = 46 Delta(CalDel) = 13, trying another
[13:12:57.409] <TB0>     INFO: Expecting 231680 events.
[13:13:05.581] <TB0>     INFO: 231680 events read in total (7457ms).
[13:13:05.586] <TB0>     INFO: Test took 8309ms.
[13:13:05.928] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c35_r50_C0 OK, with vthrComp = 75 and Delta(CalDel) = 60
[13:13:05.931] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c35_r50_C1 OK, with vthrComp = 86 and Delta(CalDel) = 61
[13:13:05.935] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c35_r50_C2 OK, with vthrComp = 79 and Delta(CalDel) = 62
[13:13:05.938] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c35_r50_C3 OK, with vthrComp = 102 and Delta(CalDel) = 57
[13:13:05.942] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c35_r50_C4 OK, with vthrComp = 80 and Delta(CalDel) = 62
[13:13:05.945] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c35_r50_C5 OK, with vthrComp = 60 and Delta(CalDel) = 57
[13:13:05.948] <TB0>     INFO: fwp_c35_r50_C6 does not pass: vthrComp = 38 Delta(CalDel) = 13, trying another
[13:13:06.082] <TB0>     INFO: Expecting 231680 events.
[13:13:14.212] <TB0>     INFO: 231680 events read in total (7415ms).
[13:13:14.216] <TB0>     INFO: Test took 8266ms.
[13:13:14.560] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c40_r60_C0 OK, with vthrComp = 73 and Delta(CalDel) = 61
[13:13:14.564] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c40_r60_C1 OK, with vthrComp = 83 and Delta(CalDel) = 60
[13:13:14.567] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c40_r60_C2 OK, with vthrComp = 82 and Delta(CalDel) = 62
[13:13:14.571] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c40_r60_C3 OK, with vthrComp = 90 and Delta(CalDel) = 58
[13:13:14.574] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c40_r60_C4 OK, with vthrComp = 83 and Delta(CalDel) = 62
[13:13:14.577] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c40_r60_C5 OK, with vthrComp = 75 and Delta(CalDel) = 58
[13:13:14.581] <TB0>     INFO: fwp_c40_r60_C6 does not pass: vthrComp = 43 Delta(CalDel) = 13, trying another
[13:13:14.715] <TB0>     INFO: Expecting 231680 events.
[13:13:22.896] <TB0>     INFO: 231680 events read in total (7466ms).
[13:13:22.901] <TB0>     INFO: Test took 8318ms.
[13:13:23.240] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c45_r70_C0 OK, with vthrComp = 72 and Delta(CalDel) = 60
[13:13:23.245] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c45_r70_C1 OK, with vthrComp = 78 and Delta(CalDel) = 59
[13:13:23.249] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c45_r70_C2 OK, with vthrComp = 87 and Delta(CalDel) = 62
[13:13:23.253] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c45_r70_C3 OK, with vthrComp = 81 and Delta(CalDel) = 58
[13:13:23.256] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c45_r70_C4 OK, with vthrComp = 77 and Delta(CalDel) = 63
[13:13:23.260] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c45_r70_C5 OK, with vthrComp = 84 and Delta(CalDel) = 57
[13:13:23.263] <TB0>     INFO: fwp_c45_r70_C6 does not pass: vthrComp = 48 Delta(CalDel) = 13, trying another
[13:13:23.398] <TB0>     INFO: Expecting 231680 events.
[13:13:31.566] <TB0>     INFO: 231680 events read in total (7453ms).
[13:13:31.570] <TB0>     INFO: Test took 8304ms.
[13:13:31.913] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c50_r75_C0 OK, with vthrComp = 71 and Delta(CalDel) = 63
[13:13:31.916] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c50_r75_C1 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:13:31.920] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c50_r75_C2 OK, with vthrComp = 92 and Delta(CalDel) = 62
[13:13:31.923] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c50_r75_C3 OK, with vthrComp = 93 and Delta(CalDel) = 57
[13:13:31.926] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c50_r75_C4 OK, with vthrComp = 77 and Delta(CalDel) = 63
[13:13:31.930] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c50_r75_C5 OK, with vthrComp = 73 and Delta(CalDel) = 58
[13:13:31.934] <TB0>     INFO: fwp_c50_r75_C6 does not pass: vthrComp = 40 Delta(CalDel) = 13, trying another
[13:13:31.934] <TB0>     INFO: Found working pixel in all ROCs: col/row = 50/75
[13:13:31.966] <TB0>     INFO:    ----------------------------------------------------------------------
[13:13:31.966] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:13:31.966] <TB0>     INFO:    ----------------------------------------------------------------------
[13:13:32.102] <TB0>     INFO: Expecting 231680 events.
[13:13:40.322] <TB0>     INFO: 231680 events read in total (7505ms).
[13:13:40.327] <TB0>     INFO: Test took 8357ms.
[13:13:40.348] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 30
[13:13:40.667] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30.5
[13:13:40.670] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 31
[13:13:40.674] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 29.5
[13:13:40.678] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 31
[13:13:40.682] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 28.5
[13:13:40.685] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 182 +/- 6.5
[13:13:40.689] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 29.5
[13:13:40.693] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 32.5
[13:13:40.697] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30.5
[13:13:40.700] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 28.5
[13:13:40.704] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 116 +/- 29.5
[13:13:40.708] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 154 +/- 33
[13:13:40.712] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30.5
[13:13:40.716] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 29.5
[13:13:40.719] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 32
[13:13:40.758] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:13:40.758] <TB0>     INFO: CalDel:      142   125   139   126   146   121   182   129   147   133   135   116   154   126   126   145
[13:13:40.758] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    52
[13:13:40.762] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C0.dat
[13:13:40.762] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C1.dat
[13:13:40.763] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C2.dat
[13:13:40.763] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C3.dat
[13:13:40.763] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C4.dat
[13:13:40.763] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C5.dat
[13:13:40.763] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C6.dat
[13:13:40.764] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C7.dat
[13:13:40.764] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C8.dat
[13:13:40.764] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C9.dat
[13:13:40.764] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C10.dat
[13:13:40.764] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C11.dat
[13:13:40.764] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C12.dat
[13:13:40.765] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C13.dat
[13:13:40.765] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C14.dat
[13:13:40.765] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C15.dat
[13:13:40.765] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:13:40.765] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:13:40.765] <TB0>     INFO: PixTestPretest::doTest() done, duration: 143 seconds
[13:13:40.765] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:13:40.825] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:13:40.825] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:13:40.825] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:13:40.825] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:13:40.828] <TB0>     INFO: ######################################################################
[13:13:40.828] <TB0>     INFO: PixTestTiming::doTest()
[13:13:40.828] <TB0>     INFO: ######################################################################
[13:13:40.828] <TB0>     INFO:    ----------------------------------------------------------------------
[13:13:40.828] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:13:40.828] <TB0>     INFO:    ----------------------------------------------------------------------
[13:13:40.828] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:13:42.724] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:13:44.997] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:13:47.270] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:13:49.544] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:13:51.817] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:13:54.090] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:13:58.167] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:14:00.440] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:14:01.959] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:14:04.232] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:14:06.505] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:14:08.778] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:14:11.051] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:14:13.324] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:14:17.578] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:14:19.851] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:14:23.627] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:14:25.147] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:14:26.667] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:14:28.186] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:14:29.707] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:14:31.227] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:14:34.546] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:14:36.067] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:14:37.586] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:14:41.363] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:14:43.823] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:14:46.283] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:14:48.555] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:14:51.956] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:15:13.580] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:15:16.981] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:15:18.501] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:15:20.021] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:15:21.542] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:15:23.062] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:15:24.583] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:15:26.103] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:15:34.089] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:15:35.610] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:15:37.883] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:15:40.156] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:15:42.429] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:15:44.702] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:15:46.975] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:15:49.249] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:15:56.036] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:15:58.308] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:16:00.581] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:16:02.855] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:16:05.128] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:16:07.401] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:16:09.674] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:16:11.948] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:16:19.296] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:16:21.569] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:16:23.842] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:16:26.115] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:16:28.388] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:16:30.662] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:16:32.935] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:16:35.209] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:16:43.395] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:16:45.669] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:16:47.942] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:16:50.215] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:16:52.488] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:16:54.761] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:16:57.035] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:16:59.308] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:17:15.444] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:17:17.717] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:17:19.991] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:17:22.264] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:17:24.537] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:17:26.810] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:17:29.084] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:17:31.357] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:17:38.893] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:17:41.166] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:17:44.941] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:17:46.461] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:17:47.980] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:17:49.500] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:17:51.019] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:17:52.539] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:18:02.223] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:18:03.742] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:18:05.263] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:18:06.783] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:18:08.304] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:18:09.824] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:18:11.345] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:18:12.865] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:18:20.589] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:18:22.110] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:18:23.630] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:18:25.150] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:18:26.672] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:18:28.191] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:18:29.712] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:18:31.233] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:18:39.418] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:18:40.938] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:18:43.212] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:18:45.485] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:18:57.820] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:18:59.339] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:19:01.613] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:19:03.886] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:19:11.046] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:19:12.566] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:19:14.839] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:19:17.112] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:19:19.385] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:19:21.658] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:19:23.931] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:19:26.204] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:19:34.198] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:19:36.471] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:19:38.744] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:19:41.018] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:19:43.291] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:19:45.564] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:19:47.838] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:19:50.110] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:19:57.457] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:20:00.115] <TB0>     INFO: TBM Phase Settings: 236
[13:20:00.115] <TB0>     INFO: 400MHz Phase: 3
[13:20:00.115] <TB0>     INFO: 160MHz Phase: 7
[13:20:00.115] <TB0>     INFO: Functional Phase Area: 4
[13:20:00.118] <TB0>     INFO: Test took 379290 ms.
[13:20:00.118] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:20:00.118] <TB0>     INFO:    ----------------------------------------------------------------------
[13:20:00.118] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[13:20:00.119] <TB0>     INFO:    ----------------------------------------------------------------------
[13:20:00.119] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:20:01.261] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:20:03.155] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:20:05.050] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:20:06.946] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:20:08.841] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:20:10.738] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:20:12.633] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:20:17.161] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:20:18.680] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:20:20.200] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:20:21.719] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:20:23.240] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:20:24.759] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:20:26.279] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:20:27.803] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:20:31.955] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:20:33.475] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:20:34.994] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:20:37.267] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:20:39.540] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:20:41.814] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:20:44.087] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:20:46.360] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:20:51.077] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:20:52.596] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:20:54.116] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:20:56.389] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:20:58.662] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:21:00.936] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:21:03.209] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:21:05.482] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:21:10.009] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:21:11.529] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:21:13.049] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:21:15.323] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:21:17.596] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:21:19.869] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:21:22.142] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:21:24.416] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:21:28.568] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:21:30.087] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:21:31.607] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:21:33.881] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:21:36.153] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:21:38.427] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:21:40.700] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:21:42.973] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:21:46.750] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:21:48.269] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:21:49.790] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:21:52.062] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:21:54.335] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:21:56.609] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:21:58.882] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:22:01.159] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:22:05.686] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:22:07.205] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:22:08.725] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:22:10.246] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:22:11.765] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:22:13.285] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:22:14.804] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:22:16.324] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:22:20.669] <TB0>     INFO: ROC Delay Settings: 228
[13:22:20.670] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[13:22:20.670] <TB0>     INFO: ROC Port 0 Delay: 4
[13:22:20.670] <TB0>     INFO: ROC Port 1 Delay: 4
[13:22:20.670] <TB0>     INFO: Functional ROC Area: 5
[13:22:20.672] <TB0>     INFO: Test took 140554 ms.
[13:22:20.672] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[13:22:20.673] <TB0>     INFO:    ----------------------------------------------------------------------
[13:22:20.673] <TB0>     INFO:    PixTestTiming::TimingTest()
[13:22:20.673] <TB0>     INFO:    ----------------------------------------------------------------------
[13:22:21.812] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e062 c000 a101 8000 4068 4068 4068 4068 4068 4068 4068 4068 e062 c000 
[13:22:21.812] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4068 4068 4068 4068 4069 4069 4069 4069 e022 c000 a102 8040 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 
[13:22:21.812] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4068 4068 4069 4069 4068 4068 4069 4069 e022 c000 a103 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 
[13:22:21.812] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:22:35.871] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:35.871] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:22:49.737] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:49.737] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:23:03.702] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:03.702] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:23:17.842] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:17.842] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:23:31.732] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:31.732] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:23:45.736] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:45.736] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:23:59.690] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:59.690] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:24:13.354] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:13.354] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:24:27.053] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:27.054] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:24:41.243] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:41.627] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:41.640] <TB0>     INFO: Decoding statistics:
[13:24:41.640] <TB0>     INFO:   General information:
[13:24:41.640] <TB0>     INFO: 	 16bit words read:         240000000
[13:24:41.640] <TB0>     INFO: 	 valid events total:       20000000
[13:24:41.640] <TB0>     INFO: 	 empty events:             20000000
[13:24:41.640] <TB0>     INFO: 	 valid events with pixels: 0
[13:24:41.640] <TB0>     INFO: 	 valid pixel hits:         0
[13:24:41.640] <TB0>     INFO:   Event errors: 	           0
[13:24:41.640] <TB0>     INFO: 	 start marker:             0
[13:24:41.640] <TB0>     INFO: 	 stop marker:              0
[13:24:41.640] <TB0>     INFO: 	 overflow:                 0
[13:24:41.640] <TB0>     INFO: 	 invalid 5bit words:       0
[13:24:41.640] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[13:24:41.640] <TB0>     INFO:   TBM errors: 		           0
[13:24:41.640] <TB0>     INFO: 	 flawed TBM headers:       0
[13:24:41.640] <TB0>     INFO: 	 flawed TBM trailers:      0
[13:24:41.640] <TB0>     INFO: 	 event ID mismatches:      0
[13:24:41.640] <TB0>     INFO:   ROC errors: 		           0
[13:24:41.640] <TB0>     INFO: 	 missing ROC header(s):    0
[13:24:41.640] <TB0>     INFO: 	 misplaced readback start: 0
[13:24:41.640] <TB0>     INFO:   Pixel decoding errors:	   0
[13:24:41.640] <TB0>     INFO: 	 pixel data incomplete:    0
[13:24:41.640] <TB0>     INFO: 	 pixel address:            0
[13:24:41.640] <TB0>     INFO: 	 pulse height fill bit:    0
[13:24:41.640] <TB0>     INFO: 	 buffer corruption:        0
[13:24:41.640] <TB0>     INFO:    ----------------------------------------------------------------------
[13:24:41.640] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:24:41.640] <TB0>     INFO:    ----------------------------------------------------------------------
[13:24:41.640] <TB0>     INFO:    ----------------------------------------------------------------------
[13:24:41.640] <TB0>     INFO:    Read back bit status: 1
[13:24:41.640] <TB0>     INFO:    ----------------------------------------------------------------------
[13:24:41.640] <TB0>     INFO:    ----------------------------------------------------------------------
[13:24:41.640] <TB0>     INFO:    Timings are good!
[13:24:41.640] <TB0>     INFO:    ----------------------------------------------------------------------
[13:24:41.640] <TB0>     INFO: Test took 140967 ms.
[13:24:41.640] <TB0>     INFO: PixTestTiming::TimingTest() done.
[13:24:41.641] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:24:41.641] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:24:41.641] <TB0>     INFO: PixTestTiming::doTest took 660816 ms.
[13:24:41.641] <TB0>     INFO: PixTestTiming::doTest() done
[13:24:41.641] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:24:41.641] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[13:24:41.641] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[13:24:41.641] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[13:24:41.641] <TB0>     INFO: Write out ROCDelayScan3_V0
[13:24:41.642] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:24:41.642] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:24:41.994] <TB0>     INFO: ######################################################################
[13:24:41.994] <TB0>     INFO: PixTestAlive::doTest()
[13:24:41.994] <TB0>     INFO: ######################################################################
[13:24:41.997] <TB0>     INFO:    ----------------------------------------------------------------------
[13:24:41.997] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:24:41.997] <TB0>     INFO:    ----------------------------------------------------------------------
[13:24:41.999] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:24:42.344] <TB0>     INFO: Expecting 41600 events.
[13:24:46.422] <TB0>     INFO: 41600 events read in total (3363ms).
[13:24:46.423] <TB0>     INFO: Test took 4424ms.
[13:24:46.430] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:46.430] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:24:46.430] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:24:46.807] <TB0>     INFO: PixTestAlive::aliveTest() done
[13:24:46.807] <TB0>     INFO: number of dead pixels (per ROC):     0    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:24:46.807] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:24:46.810] <TB0>     INFO:    ----------------------------------------------------------------------
[13:24:46.810] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:24:46.810] <TB0>     INFO:    ----------------------------------------------------------------------
[13:24:46.812] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:24:47.162] <TB0>     INFO: Expecting 41600 events.
[13:24:50.158] <TB0>     INFO: 41600 events read in total (2281ms).
[13:24:50.158] <TB0>     INFO: Test took 3346ms.
[13:24:50.158] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:50.159] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:24:50.159] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:24:50.159] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:24:50.562] <TB0>     INFO: PixTestAlive::maskTest() done
[13:24:50.562] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:24:50.565] <TB0>     INFO:    ----------------------------------------------------------------------
[13:24:50.565] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:24:50.565] <TB0>     INFO:    ----------------------------------------------------------------------
[13:24:50.567] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:24:50.920] <TB0>     INFO: Expecting 41600 events.
[13:24:55.019] <TB0>     INFO: 41600 events read in total (3384ms).
[13:24:55.020] <TB0>     INFO: Test took 4453ms.
[13:24:55.028] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:55.028] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:24:55.028] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:24:55.402] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[13:24:55.402] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:24:55.402] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:24:55.402] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:24:55.410] <TB0>     INFO: ######################################################################
[13:24:55.410] <TB0>     INFO: PixTestTrim::doTest()
[13:24:55.410] <TB0>     INFO: ######################################################################
[13:24:55.414] <TB0>     INFO:    ----------------------------------------------------------------------
[13:24:55.414] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:24:55.414] <TB0>     INFO:    ----------------------------------------------------------------------
[13:24:55.491] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:24:55.491] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:24:55.504] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:24:55.504] <TB0>     INFO:     run 1 of 1
[13:24:55.504] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:24:55.845] <TB0>     INFO: Expecting 5025280 events.
[13:25:39.837] <TB0>     INFO: 1367856 events read in total (43276ms).
[13:26:23.011] <TB0>     INFO: 2720096 events read in total (86450ms).
[13:27:06.417] <TB0>     INFO: 4087144 events read in total (129856ms).
[13:27:36.254] <TB0>     INFO: 5025280 events read in total (159693ms).
[13:27:36.317] <TB0>     INFO: Test took 160813ms.
[13:27:36.392] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:36.496] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:27:37.823] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:27:39.216] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:27:40.612] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:27:42.016] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:27:43.355] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:27:44.651] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:27:45.893] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:27:47.308] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:27:48.625] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:27:49.988] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:27:51.346] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:27:52.775] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:27:54.141] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:27:55.590] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:27:56.931] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:27:58.292] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311988224
[13:27:58.295] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.059 minThrLimit = 88.0535 minThrNLimit = 107.299 -> result = 88.059 -> 88
[13:27:58.295] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.7452 minThrLimit = 95.7309 minThrNLimit = 121.326 -> result = 95.7452 -> 95
[13:27:58.295] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.7685 minThrLimit = 98.7371 minThrNLimit = 123.743 -> result = 98.7685 -> 98
[13:27:58.296] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.361 minThrLimit = 101.355 minThrNLimit = 125.828 -> result = 101.361 -> 101
[13:27:58.296] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.7575 minThrLimit = 96.7377 minThrNLimit = 115.226 -> result = 96.7575 -> 96
[13:27:58.297] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.2422 minThrLimit = 87.2208 minThrNLimit = 105.979 -> result = 87.2422 -> 87
[13:27:58.297] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 21.3633 minThrLimit = 21.3545 minThrNLimit = 76.4221 -> result = 21.3633 -> 21
[13:27:58.297] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.1106 minThrLimit = 99.098 minThrNLimit = 125.16 -> result = 99.1106 -> 99
[13:27:58.298] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.3833 minThrLimit = 92.371 minThrNLimit = 110.512 -> result = 92.3833 -> 92
[13:27:58.298] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.4182 minThrLimit = 92.4172 minThrNLimit = 116.588 -> result = 92.4182 -> 92
[13:27:58.299] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.3026 minThrLimit = 88.231 minThrNLimit = 114.355 -> result = 88.3026 -> 88
[13:27:58.299] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.192 minThrLimit = 105.137 minThrNLimit = 133.472 -> result = 105.192 -> 105
[13:27:58.299] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.3131 minThrLimit = 98.3009 minThrNLimit = 119.169 -> result = 98.3131 -> 98
[13:27:58.300] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.65 minThrLimit = 104.632 minThrNLimit = 133.1 -> result = 104.65 -> 104
[13:27:58.300] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.5139 minThrLimit = 94.4379 minThrNLimit = 114.358 -> result = 94.5139 -> 94
[13:27:58.300] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.969 minThrLimit = 100.959 minThrNLimit = 121.03 -> result = 100.969 -> 100
[13:27:58.300] <TB0>     INFO: ROC 0 VthrComp = 88
[13:27:58.301] <TB0>     INFO: ROC 1 VthrComp = 95
[13:27:58.301] <TB0>     INFO: ROC 2 VthrComp = 98
[13:27:58.301] <TB0>     INFO: ROC 3 VthrComp = 101
[13:27:58.301] <TB0>     INFO: ROC 4 VthrComp = 96
[13:27:58.301] <TB0>     INFO: ROC 5 VthrComp = 87
[13:27:58.301] <TB0>     INFO: ROC 6 VthrComp = 21
[13:27:58.301] <TB0>     INFO: ROC 7 VthrComp = 99
[13:27:58.302] <TB0>     INFO: ROC 8 VthrComp = 92
[13:27:58.302] <TB0>     INFO: ROC 9 VthrComp = 92
[13:27:58.302] <TB0>     INFO: ROC 10 VthrComp = 88
[13:27:58.302] <TB0>     INFO: ROC 11 VthrComp = 105
[13:27:58.302] <TB0>     INFO: ROC 12 VthrComp = 98
[13:27:58.302] <TB0>     INFO: ROC 13 VthrComp = 104
[13:27:58.303] <TB0>     INFO: ROC 14 VthrComp = 94
[13:27:58.303] <TB0>     INFO: ROC 15 VthrComp = 100
[13:27:58.303] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:27:58.303] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:27:58.315] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:27:58.315] <TB0>     INFO:     run 1 of 1
[13:27:58.315] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:27:58.659] <TB0>     INFO: Expecting 5025280 events.
[13:28:34.287] <TB0>     INFO: 890216 events read in total (34908ms).
[13:29:08.790] <TB0>     INFO: 1777312 events read in total (69411ms).
[13:29:43.578] <TB0>     INFO: 2661048 events read in total (104199ms).
[13:30:18.195] <TB0>     INFO: 3534528 events read in total (138816ms).
[13:30:52.610] <TB0>     INFO: 4403056 events read in total (173231ms).
[13:31:17.135] <TB0>     INFO: 5025280 events read in total (197756ms).
[13:31:17.207] <TB0>     INFO: Test took 198892ms.
[13:31:17.385] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:17.731] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:31:19.360] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:31:21.002] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:31:22.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:31:24.315] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:31:25.960] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:31:27.599] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:31:29.288] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:31:30.925] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:31:32.581] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:31:34.201] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:31:35.828] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:31:37.493] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:31:39.163] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:31:40.809] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:31:42.481] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:31:44.167] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 302116864
[13:31:44.170] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.7512 for pixel 17/18 mean/min/max = 45.7984/33.6106/57.9861
[13:31:44.170] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.7207 for pixel 6/79 mean/min/max = 45.2748/32.8079/57.7416
[13:31:44.171] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 64.9262 for pixel 0/0 mean/min/max = 47.9744/30.9619/64.9868
[13:31:44.171] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 60.8034 for pixel 12/9 mean/min/max = 46.2491/31.6481/60.8501
[13:31:44.171] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 62.7985 for pixel 0/71 mean/min/max = 47.3337/31.5788/63.0887
[13:31:44.172] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.541 for pixel 15/20 mean/min/max = 44.6397/31.6941/57.5854
[13:31:44.172] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 46 for pixel 0/79 mean/min/max = 38.8276/31.4843/46.1708
[13:31:44.172] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.2334 for pixel 4/6 mean/min/max = 44.819/31.3328/58.3052
[13:31:44.173] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 60.951 for pixel 23/76 mean/min/max = 46.8661/32.7298/61.0024
[13:31:44.173] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.9283 for pixel 11/1 mean/min/max = 45.3103/33.4902/57.1304
[13:31:44.173] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.8456 for pixel 22/79 mean/min/max = 44.9825/34.0908/55.8741
[13:31:44.173] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 61.0826 for pixel 0/1 mean/min/max = 47.4426/33.7129/61.1722
[13:31:44.174] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 62.633 for pixel 0/2 mean/min/max = 47.0169/31.3627/62.6711
[13:31:44.174] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.2993 for pixel 18/7 mean/min/max = 45.9245/34.5468/57.3022
[13:31:44.174] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 61.2086 for pixel 10/2 mean/min/max = 46.8308/32.3379/61.3237
[13:31:44.175] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 62.5236 for pixel 51/70 mean/min/max = 47.3724/32.0295/62.7152
[13:31:44.175] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:31:44.306] <TB0>     INFO: Expecting 411648 events.
[13:31:51.918] <TB0>     INFO: 411648 events read in total (6897ms).
[13:31:51.924] <TB0>     INFO: Expecting 411648 events.
[13:31:59.547] <TB0>     INFO: 411648 events read in total (6957ms).
[13:31:59.557] <TB0>     INFO: Expecting 411648 events.
[13:32:07.126] <TB0>     INFO: 411648 events read in total (6907ms).
[13:32:07.137] <TB0>     INFO: Expecting 411648 events.
[13:32:14.672] <TB0>     INFO: 411648 events read in total (6874ms).
[13:32:14.685] <TB0>     INFO: Expecting 411648 events.
[13:32:22.223] <TB0>     INFO: 411648 events read in total (6880ms).
[13:32:22.239] <TB0>     INFO: Expecting 411648 events.
[13:32:29.791] <TB0>     INFO: 411648 events read in total (6890ms).
[13:32:29.809] <TB0>     INFO: Expecting 411648 events.
[13:32:37.429] <TB0>     INFO: 411648 events read in total (6966ms).
[13:32:37.452] <TB0>     INFO: Expecting 411648 events.
[13:32:44.980] <TB0>     INFO: 411648 events read in total (6893ms).
[13:32:45.004] <TB0>     INFO: Expecting 411648 events.
[13:32:52.605] <TB0>     INFO: 411648 events read in total (6955ms).
[13:32:52.632] <TB0>     INFO: Expecting 411648 events.
[13:33:00.189] <TB0>     INFO: 411648 events read in total (6911ms).
[13:33:00.218] <TB0>     INFO: Expecting 411648 events.
[13:33:07.806] <TB0>     INFO: 411648 events read in total (6950ms).
[13:33:07.837] <TB0>     INFO: Expecting 411648 events.
[13:33:15.398] <TB0>     INFO: 411648 events read in total (6924ms).
[13:33:15.433] <TB0>     INFO: Expecting 411648 events.
[13:33:22.954] <TB0>     INFO: 411648 events read in total (6882ms).
[13:33:22.989] <TB0>     INFO: Expecting 411648 events.
[13:33:30.635] <TB0>     INFO: 411648 events read in total (7005ms).
[13:33:30.673] <TB0>     INFO: Expecting 411648 events.
[13:33:38.148] <TB0>     INFO: 411648 events read in total (6844ms).
[13:33:38.189] <TB0>     INFO: Expecting 411648 events.
[13:33:45.598] <TB0>     INFO: 411648 events read in total (6776ms).
[13:33:45.640] <TB0>     INFO: Test took 121465ms.
[13:33:46.146] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.5404 < 35 for itrim+1 = 101; old thr = 34.5755 ... break
[13:33:46.186] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0193 < 35 for itrim = 111; old thr = 34.7943 ... break
[13:33:46.214] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0893 < 35 for itrim+1 = 116; old thr = 34.9492 ... break
[13:33:46.250] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4928 < 35 for itrim+1 = 113; old thr = 34.728 ... break
[13:33:46.273] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.5713 < 35 for itrim+1 = 103; old thr = 34.6112 ... break
[13:33:46.308] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7983 < 35 for itrim+1 = 104; old thr = 34.5414 ... break
[13:33:46.375] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3889 < 35 for itrim+1 = 66; old thr = 34.6246 ... break
[13:33:46.412] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9347 < 35 for itrim+1 = 103; old thr = 34.1522 ... break
[13:33:46.440] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3666 < 35 for itrim = 103; old thr = 33.9158 ... break
[13:33:46.479] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0698 < 35 for itrim = 93; old thr = 33.8224 ... break
[13:33:46.524] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4276 < 35 for itrim = 110; old thr = 34.5245 ... break
[13:33:46.557] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5127 < 35 for itrim+1 = 112; old thr = 34.6719 ... break
[13:33:46.581] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3013 < 35 for itrim = 114; old thr = 34.5952 ... break
[13:33:46.627] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1794 < 35 for itrim = 114; old thr = 33.1341 ... break
[13:33:46.662] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.3648 < 35 for itrim+1 = 112; old thr = 34.6321 ... break
[13:33:46.688] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4393 < 35 for itrim = 108; old thr = 32.8389 ... break
[13:33:46.765] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:33:46.775] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:33:46.775] <TB0>     INFO:     run 1 of 1
[13:33:46.776] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:33:47.123] <TB0>     INFO: Expecting 5025280 events.
[13:34:22.644] <TB0>     INFO: 874072 events read in total (34807ms).
[13:34:56.630] <TB0>     INFO: 1745368 events read in total (68793ms).
[13:35:31.441] <TB0>     INFO: 2614904 events read in total (103604ms).
[13:36:06.088] <TB0>     INFO: 3473768 events read in total (138252ms).
[13:36:40.897] <TB0>     INFO: 4327448 events read in total (173060ms).
[13:37:08.879] <TB0>     INFO: 5025280 events read in total (201042ms).
[13:37:08.958] <TB0>     INFO: Test took 202182ms.
[13:37:09.137] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:09.497] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:37:11.044] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:37:12.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:37:14.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:37:15.660] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:37:17.218] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:37:18.743] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:37:19.997] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:37:21.543] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:37:23.104] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:37:24.658] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:37:26.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:37:27.711] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:37:29.280] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:37:30.850] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:37:32.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:37:34.095] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 243372032
[13:37:34.097] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 1.500000 .. 53.424948
[13:37:34.173] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 63 (-1/-1) hits flags = 528 (plus default)
[13:37:34.183] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:37:34.183] <TB0>     INFO:     run 1 of 1
[13:37:34.183] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:37:34.531] <TB0>     INFO: Expecting 2096640 events.
[13:38:14.603] <TB0>     INFO: 1125184 events read in total (39357ms).
[13:38:49.047] <TB0>     INFO: 2096640 events read in total (73801ms).
[13:38:49.077] <TB0>     INFO: Test took 74894ms.
[13:38:49.124] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:49.218] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:38:50.304] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:38:51.389] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:38:52.474] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:38:53.559] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:38:54.641] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:38:55.732] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:38:56.816] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:38:57.895] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:38:58.970] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:39:00.046] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:39:01.126] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:39:02.199] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:39:03.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:39:04.347] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:39:05.425] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:39:06.496] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 264830976
[13:39:06.578] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.516702 .. 46.403325
[13:39:06.653] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 56 (-1/-1) hits flags = 528 (plus default)
[13:39:06.662] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:39:06.662] <TB0>     INFO:     run 1 of 1
[13:39:06.662] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:39:07.005] <TB0>     INFO: Expecting 1697280 events.
[13:39:47.271] <TB0>     INFO: 1147200 events read in total (39551ms).
[13:40:07.107] <TB0>     INFO: 1697280 events read in total (59388ms).
[13:40:07.125] <TB0>     INFO: Test took 60462ms.
[13:40:07.168] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:07.268] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:40:08.308] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:40:09.344] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:40:10.525] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:40:11.784] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:40:12.809] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:40:14.097] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:40:15.149] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:40:16.247] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:40:17.259] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:40:18.232] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:40:19.214] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:40:20.183] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:40:21.153] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:40:22.122] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:40:23.096] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:40:24.070] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290615296
[13:40:24.152] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.472686 .. 43.848884
[13:40:24.230] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 53 (-1/-1) hits flags = 528 (plus default)
[13:40:24.240] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:40:24.240] <TB0>     INFO:     run 1 of 1
[13:40:24.240] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:40:24.587] <TB0>     INFO: Expecting 1397760 events.
[13:41:05.149] <TB0>     INFO: 1129880 events read in total (39847ms).
[13:41:15.091] <TB0>     INFO: 1397760 events read in total (49789ms).
[13:41:15.109] <TB0>     INFO: Test took 50869ms.
[13:41:15.147] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:15.225] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:41:16.174] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:41:17.140] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:41:18.087] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:41:19.032] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:41:19.979] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:41:20.924] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:41:21.898] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:41:22.845] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:41:23.791] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:41:24.738] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:41:25.694] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:41:26.641] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:41:27.583] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:41:28.534] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:41:29.482] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:41:30.435] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 267210752
[13:41:30.519] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.765269 .. 42.985468
[13:41:30.595] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 52 (-1/-1) hits flags = 528 (plus default)
[13:41:30.606] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:41:30.606] <TB0>     INFO:     run 1 of 1
[13:41:30.606] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:41:30.949] <TB0>     INFO: Expecting 1331200 events.
[13:42:11.047] <TB0>     INFO: 1135560 events read in total (39384ms).
[13:42:18.303] <TB0>     INFO: 1331200 events read in total (46640ms).
[13:42:18.320] <TB0>     INFO: Test took 47715ms.
[13:42:18.352] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:18.414] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:42:19.356] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:42:20.296] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:42:21.235] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:42:22.184] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:42:23.122] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:42:24.063] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:42:25.020] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:42:25.961] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:42:26.900] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:42:27.844] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:42:28.788] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:42:29.726] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:42:30.667] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:42:31.612] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:42:32.554] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:42:33.501] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303665152
[13:42:33.584] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:42:33.584] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:42:33.594] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:42:33.594] <TB0>     INFO:     run 1 of 1
[13:42:33.594] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:42:33.939] <TB0>     INFO: Expecting 1364480 events.
[13:43:14.870] <TB0>     INFO: 1075104 events read in total (40216ms).
[13:43:25.526] <TB0>     INFO: 1364480 events read in total (50872ms).
[13:43:25.542] <TB0>     INFO: Test took 51949ms.
[13:43:25.577] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:25.654] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:43:26.639] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:43:27.606] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:43:28.577] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:43:29.546] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:43:30.521] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:43:31.491] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:43:32.511] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:43:33.477] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:43:34.453] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:43:35.450] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:43:36.448] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:43:37.426] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:43:38.395] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:43:39.386] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:43:40.368] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:43:41.358] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 349536256
[13:43:41.396] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C0.dat
[13:43:41.396] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C1.dat
[13:43:41.396] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C2.dat
[13:43:41.396] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C3.dat
[13:43:41.396] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C4.dat
[13:43:41.396] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C5.dat
[13:43:41.396] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C6.dat
[13:43:41.396] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C7.dat
[13:43:41.396] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C8.dat
[13:43:41.397] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C9.dat
[13:43:41.397] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C10.dat
[13:43:41.397] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C11.dat
[13:43:41.397] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C12.dat
[13:43:41.397] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C13.dat
[13:43:41.397] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C14.dat
[13:43:41.397] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C15.dat
[13:43:41.397] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C0.dat
[13:43:41.405] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C1.dat
[13:43:41.413] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C2.dat
[13:43:41.421] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C3.dat
[13:43:41.428] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C4.dat
[13:43:41.435] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C5.dat
[13:43:41.442] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C6.dat
[13:43:41.449] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C7.dat
[13:43:41.457] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C8.dat
[13:43:41.464] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C9.dat
[13:43:41.473] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C10.dat
[13:43:41.480] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C11.dat
[13:43:41.487] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C12.dat
[13:43:41.495] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C13.dat
[13:43:41.502] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C14.dat
[13:43:41.509] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C15.dat
[13:43:41.517] <TB0>     INFO: PixTestTrim::trimTest() done
[13:43:41.517] <TB0>     INFO: vtrim:     101 111 116 113 103 104  66 103 103  93 110 112 114 114 112 108 
[13:43:41.517] <TB0>     INFO: vthrcomp:   88  95  98 101  96  87  21  99  92  92  88 105  98 104  94 100 
[13:43:41.517] <TB0>     INFO: vcal mean:  35.05  35.01  34.99  34.94  34.97  34.97  34.97  34.90  34.95  35.07  34.95  34.97  34.94  34.98  35.01  34.97 
[13:43:41.517] <TB0>     INFO: vcal RMS:    0.78   0.98   1.04   0.83   0.88   0.85   0.45   0.86   0.86   0.81   0.77   0.84   0.90   0.81   0.88   0.88 
[13:43:41.517] <TB0>     INFO: bits mean:   9.06   9.33   8.91   9.30   8.98   9.83  11.18   9.86   9.40   9.49   9.37   8.70   9.01   9.22   9.47   8.82 
[13:43:41.517] <TB0>     INFO: bits RMS:    2.64   2.76   2.89   2.84   2.89   2.61   2.24   2.70   2.54   2.54   2.55   2.70   2.89   2.45   2.59   2.93 
[13:43:41.531] <TB0>     INFO:    ----------------------------------------------------------------------
[13:43:41.531] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:43:41.531] <TB0>     INFO:    ----------------------------------------------------------------------
[13:43:41.534] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:43:41.535] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:43:41.545] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:43:41.545] <TB0>     INFO:     run 1 of 1
[13:43:41.545] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:43:41.888] <TB0>     INFO: Expecting 4160000 events.
[13:44:27.570] <TB0>     INFO: 1118965 events read in total (44967ms).
[13:45:13.646] <TB0>     INFO: 2223435 events read in total (91043ms).
[13:45:58.367] <TB0>     INFO: 3312925 events read in total (135764ms).
[13:46:32.901] <TB0>     INFO: 4160000 events read in total (170298ms).
[13:46:32.969] <TB0>     INFO: Test took 171424ms.
[13:46:33.102] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:33.361] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:46:35.210] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:46:37.060] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:46:38.931] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:46:40.782] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:46:42.638] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:46:44.485] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:46:45.812] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:46:47.680] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:46:49.547] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:46:51.410] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:46:53.270] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:46:55.133] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:46:57.007] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:46:58.893] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:47:00.783] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:47:02.626] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 331239424
[13:47:02.627] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:47:02.700] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:47:02.700] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 177 (-1/-1) hits flags = 528 (plus default)
[13:47:02.710] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:47:02.710] <TB0>     INFO:     run 1 of 1
[13:47:02.710] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:47:03.053] <TB0>     INFO: Expecting 3702400 events.
[13:47:49.477] <TB0>     INFO: 1139030 events read in total (45709ms).
[13:48:34.144] <TB0>     INFO: 2259015 events read in total (90376ms).
[13:49:21.163] <TB0>     INFO: 3363975 events read in total (137395ms).
[13:49:34.497] <TB0>     INFO: 3702400 events read in total (150729ms).
[13:49:34.562] <TB0>     INFO: Test took 151852ms.
[13:49:34.673] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:34.890] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:49:36.674] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:49:38.420] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:49:40.156] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:49:41.884] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:49:43.615] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:49:45.388] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:49:46.725] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:49:48.488] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:49:50.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:49:52.026] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:49:53.809] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:49:55.550] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:49:57.296] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:49:59.015] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:50:00.760] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:50:02.491] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 366604288
[13:50:02.493] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:50:02.566] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:50:02.566] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[13:50:02.577] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:50:02.577] <TB0>     INFO:     run 1 of 1
[13:50:02.578] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:50:02.920] <TB0>     INFO: Expecting 3452800 events.
[13:50:50.085] <TB0>     INFO: 1181050 events read in total (46450ms).
[13:51:34.861] <TB0>     INFO: 2337135 events read in total (91226ms).
[13:52:18.638] <TB0>     INFO: 3452800 events read in total (135003ms).
[13:52:18.699] <TB0>     INFO: Test took 136121ms.
[13:52:18.794] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:18.974] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:20.670] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:22.347] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:23.000] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:25.653] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:27.295] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:28.994] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:30.280] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:31.949] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:33.617] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:35.296] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:36.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:38.647] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:52:40.300] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:52:41.977] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:52:43.645] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:52:45.274] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 389423104
[13:52:45.275] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:52:45.349] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:52:45.350] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[13:52:45.362] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:52:45.363] <TB0>     INFO:     run 1 of 1
[13:52:45.363] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:52:45.708] <TB0>     INFO: Expecting 3473600 events.
[13:53:33.167] <TB0>     INFO: 1177210 events read in total (46745ms).
[13:54:18.060] <TB0>     INFO: 2329640 events read in total (91638ms).
[13:55:02.669] <TB0>     INFO: 3470230 events read in total (136247ms).
[13:55:03.184] <TB0>     INFO: 3473600 events read in total (136762ms).
[13:55:03.239] <TB0>     INFO: Test took 137876ms.
[13:55:03.336] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:03.518] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:05.278] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:07.018] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:55:08.734] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:55:10.448] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:55:12.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:55:13.916] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:55:15.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:55:16.987] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:55:18.708] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:55:20.445] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:55:22.198] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:55:23.924] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:55:25.641] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:55:27.356] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:55:29.096] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:55:30.809] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 397492224
[13:55:30.810] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:55:30.884] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:55:30.884] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[13:55:30.895] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:55:30.895] <TB0>     INFO:     run 1 of 1
[13:55:30.895] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:55:31.237] <TB0>     INFO: Expecting 3432000 events.
[13:56:17.513] <TB0>     INFO: 1184550 events read in total (45561ms).
[13:57:02.964] <TB0>     INFO: 2342915 events read in total (91012ms).
[13:57:45.378] <TB0>     INFO: 3432000 events read in total (133426ms).
[13:57:45.433] <TB0>     INFO: Test took 134538ms.
[13:57:45.528] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:45.709] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:57:47.422] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:57:49.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:57:50.761] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:57:52.401] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:57:54.047] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:57:55.753] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:57:57.028] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:57:58.740] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:00.435] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:02.125] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:03.833] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:05.486] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:07.140] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:08.793] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:10.466] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:12.099] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 397492224
[13:58:12.100] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.63227, thr difference RMS: 1.40302
[13:58:12.100] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.91067, thr difference RMS: 1.56146
[13:58:12.100] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.9194, thr difference RMS: 1.39036
[13:58:12.100] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.55623, thr difference RMS: 1.31916
[13:58:12.101] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.7679, thr difference RMS: 1.22858
[13:58:12.101] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.43922, thr difference RMS: 1.49343
[13:58:12.101] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 2.33633, thr difference RMS: 0.528491
[13:58:12.101] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.14277, thr difference RMS: 1.57627
[13:58:12.101] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.1257, thr difference RMS: 1.42418
[13:58:12.102] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.32605, thr difference RMS: 1.46151
[13:58:12.102] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.61662, thr difference RMS: 1.37669
[13:58:12.102] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.6355, thr difference RMS: 1.24139
[13:58:12.102] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.73318, thr difference RMS: 1.36523
[13:58:12.103] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.91367, thr difference RMS: 1.66598
[13:58:12.103] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.77045, thr difference RMS: 1.57811
[13:58:12.103] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.6818, thr difference RMS: 1.19621
[13:58:12.103] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.55344, thr difference RMS: 1.36701
[13:58:12.103] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.84375, thr difference RMS: 1.56864
[13:58:12.104] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.84467, thr difference RMS: 1.3775
[13:58:12.104] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.53616, thr difference RMS: 1.32203
[13:58:12.104] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.8408, thr difference RMS: 1.21562
[13:58:12.104] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.38998, thr difference RMS: 1.47489
[13:58:12.104] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 2.18546, thr difference RMS: 0.50817
[13:58:12.104] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.23602, thr difference RMS: 1.58023
[13:58:12.105] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.1969, thr difference RMS: 1.42952
[13:58:12.105] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.38113, thr difference RMS: 1.44683
[13:58:12.105] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.47487, thr difference RMS: 1.35931
[13:58:12.105] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.6843, thr difference RMS: 1.23053
[13:58:12.105] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.62758, thr difference RMS: 1.34642
[13:58:12.106] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.95471, thr difference RMS: 1.66393
[13:58:12.106] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.70223, thr difference RMS: 1.54823
[13:58:12.106] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.6351, thr difference RMS: 1.19589
[13:58:12.106] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.49476, thr difference RMS: 1.38342
[13:58:12.106] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.85716, thr difference RMS: 1.56935
[13:58:12.107] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.8199, thr difference RMS: 1.36437
[13:58:12.107] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.5905, thr difference RMS: 1.30873
[13:58:12.107] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.9711, thr difference RMS: 1.20196
[13:58:12.107] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.4871, thr difference RMS: 1.49924
[13:58:12.107] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 2.12464, thr difference RMS: 0.505208
[13:58:12.108] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.21755, thr difference RMS: 1.55122
[13:58:12.108] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.3763, thr difference RMS: 1.42602
[13:58:12.108] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.48215, thr difference RMS: 1.42631
[13:58:12.108] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.44583, thr difference RMS: 1.36804
[13:58:12.108] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.8293, thr difference RMS: 1.22654
[13:58:12.109] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.64352, thr difference RMS: 1.34648
[13:58:12.109] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.07105, thr difference RMS: 1.68507
[13:58:12.109] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.70557, thr difference RMS: 1.54934
[13:58:12.109] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.6539, thr difference RMS: 1.21283
[13:58:12.109] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.50008, thr difference RMS: 1.39509
[13:58:12.110] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.93094, thr difference RMS: 1.56453
[13:58:12.110] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.8713, thr difference RMS: 1.37374
[13:58:12.110] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.67286, thr difference RMS: 1.29543
[13:58:12.110] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 11.0778, thr difference RMS: 1.20979
[13:58:12.110] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.63691, thr difference RMS: 1.46831
[13:58:12.110] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 2.08111, thr difference RMS: 0.503852
[13:58:12.111] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.39666, thr difference RMS: 1.55346
[13:58:12.111] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.5787, thr difference RMS: 1.41676
[13:58:12.111] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.60548, thr difference RMS: 1.42222
[13:58:12.111] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.38021, thr difference RMS: 1.37026
[13:58:12.111] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.9825, thr difference RMS: 1.22435
[13:58:12.112] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.7649, thr difference RMS: 1.3475
[13:58:12.112] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.2233, thr difference RMS: 1.67612
[13:58:12.112] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.68039, thr difference RMS: 1.54513
[13:58:12.112] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.7306, thr difference RMS: 1.20704
[13:58:12.217] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[13:58:12.219] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1996 seconds
[13:58:12.219] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:58:12.923] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:58:12.924] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:58:12.926] <TB0>     INFO: ######################################################################
[13:58:12.926] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[13:58:12.926] <TB0>     INFO: ######################################################################
[13:58:12.926] <TB0>     INFO:    ----------------------------------------------------------------------
[13:58:12.926] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:58:12.926] <TB0>     INFO:    ----------------------------------------------------------------------
[13:58:12.927] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:58:12.937] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:58:12.937] <TB0>     INFO:     run 1 of 1
[13:58:12.937] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:13.279] <TB0>     INFO: Expecting 59072000 events.
[13:58:41.976] <TB0>     INFO: 1073200 events read in total (27982ms).
[13:59:10.467] <TB0>     INFO: 2141600 events read in total (56473ms).
[13:59:39.523] <TB0>     INFO: 3211200 events read in total (85529ms).
[14:00:07.560] <TB0>     INFO: 4282600 events read in total (113566ms).
[14:00:35.790] <TB0>     INFO: 5351000 events read in total (141796ms).
[14:01:03.842] <TB0>     INFO: 6420400 events read in total (169848ms).
[14:01:31.951] <TB0>     INFO: 7491600 events read in total (197957ms).
[14:02:00.393] <TB0>     INFO: 8560200 events read in total (226399ms).
[14:02:28.327] <TB0>     INFO: 9629200 events read in total (254333ms).
[14:02:56.498] <TB0>     INFO: 10701000 events read in total (282504ms).
[14:03:24.552] <TB0>     INFO: 11769400 events read in total (310558ms).
[14:03:52.796] <TB0>     INFO: 12839600 events read in total (338802ms).
[14:04:21.087] <TB0>     INFO: 13910800 events read in total (367093ms).
[14:04:49.327] <TB0>     INFO: 14979400 events read in total (395333ms).
[14:05:17.547] <TB0>     INFO: 16049400 events read in total (423553ms).
[14:05:45.792] <TB0>     INFO: 17120200 events read in total (451798ms).
[14:06:13.995] <TB0>     INFO: 18188600 events read in total (480001ms).
[14:06:42.205] <TB0>     INFO: 19259000 events read in total (508211ms).
[14:07:10.332] <TB0>     INFO: 20329400 events read in total (536338ms).
[14:07:38.455] <TB0>     INFO: 21397400 events read in total (564461ms).
[14:08:06.603] <TB0>     INFO: 22467600 events read in total (592609ms).
[14:08:34.778] <TB0>     INFO: 23538800 events read in total (620784ms).
[14:09:02.968] <TB0>     INFO: 24607400 events read in total (648974ms).
[14:09:31.070] <TB0>     INFO: 25677600 events read in total (677076ms).
[14:09:59.212] <TB0>     INFO: 26747400 events read in total (705218ms).
[14:10:27.285] <TB0>     INFO: 27816000 events read in total (733291ms).
[14:10:55.457] <TB0>     INFO: 28886800 events read in total (761463ms).
[14:11:23.655] <TB0>     INFO: 29957000 events read in total (789661ms).
[14:11:51.816] <TB0>     INFO: 31024800 events read in total (817822ms).
[14:12:19.926] <TB0>     INFO: 32094200 events read in total (845932ms).
[14:12:48.106] <TB0>     INFO: 33165200 events read in total (874112ms).
[14:13:16.332] <TB0>     INFO: 34233400 events read in total (902338ms).
[14:13:44.577] <TB0>     INFO: 35302200 events read in total (930583ms).
[14:14:12.597] <TB0>     INFO: 36373800 events read in total (958603ms).
[14:14:40.757] <TB0>     INFO: 37441800 events read in total (986763ms).
[14:15:08.899] <TB0>     INFO: 38509800 events read in total (1014905ms).
[14:15:37.068] <TB0>     INFO: 39580800 events read in total (1043074ms).
[14:16:05.319] <TB0>     INFO: 40650200 events read in total (1071325ms).
[14:16:33.433] <TB0>     INFO: 41718400 events read in total (1099439ms).
[14:17:01.736] <TB0>     INFO: 42787400 events read in total (1127742ms).
[14:17:29.786] <TB0>     INFO: 43856600 events read in total (1155792ms).
[14:17:57.916] <TB0>     INFO: 44924800 events read in total (1183922ms).
[14:18:25.953] <TB0>     INFO: 45992400 events read in total (1211959ms).
[14:18:54.173] <TB0>     INFO: 47062000 events read in total (1240179ms).
[14:19:22.348] <TB0>     INFO: 48132000 events read in total (1268354ms).
[14:19:50.452] <TB0>     INFO: 49199600 events read in total (1296458ms).
[14:20:18.639] <TB0>     INFO: 50267200 events read in total (1324645ms).
[14:20:46.883] <TB0>     INFO: 51338000 events read in total (1352889ms).
[14:21:15.029] <TB0>     INFO: 52407000 events read in total (1381035ms).
[14:21:43.057] <TB0>     INFO: 53474800 events read in total (1409063ms).
[14:22:11.125] <TB0>     INFO: 54542200 events read in total (1437131ms).
[14:22:39.240] <TB0>     INFO: 55613800 events read in total (1465246ms).
[14:23:07.453] <TB0>     INFO: 56682200 events read in total (1493459ms).
[14:23:35.720] <TB0>     INFO: 57749600 events read in total (1521726ms).
[14:24:03.599] <TB0>     INFO: 58819400 events read in total (1549605ms).
[14:24:10.585] <TB0>     INFO: 59072000 events read in total (1556591ms).
[14:24:10.605] <TB0>     INFO: Test took 1557668ms.
[14:24:10.661] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:10.787] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:10.787] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:24:12.041] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:12.041] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:24:13.261] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:13.261] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:24:14.490] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:14.490] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:24:15.697] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:15.697] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:24:16.916] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:16.916] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:24:18.112] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:18.112] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:24:19.386] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:19.386] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:24:20.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:20.604] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:24:21.808] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:21.809] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:24:22.997] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:22.997] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:24:24.196] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:24.196] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:24:25.409] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:25.409] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:24:26.624] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:26.624] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:24:27.830] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:27.830] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:24:29.042] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:29.042] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:24:30.266] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 490369024
[14:24:30.296] <TB0>     INFO: PixTestScurves::scurves() done 
[14:24:30.296] <TB0>     INFO: Vcal mean:  35.04  35.10  35.06  35.07  35.09  35.06  34.98  35.06  35.04  35.19  35.05  35.07  35.05  35.07  35.11  35.13 
[14:24:30.296] <TB0>     INFO: Vcal RMS:    0.67   0.88   0.75   0.71   0.87   0.74   0.35   0.75   0.73   0.67   0.62   0.70   0.78   0.67   0.74   0.76 
[14:24:30.296] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:24:30.368] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:24:30.368] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:24:30.368] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:24:30.368] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:24:30.368] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:24:30.368] <TB0>     INFO: ######################################################################
[14:24:30.368] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:24:30.368] <TB0>     INFO: ######################################################################
[14:24:30.371] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:24:30.713] <TB0>     INFO: Expecting 41600 events.
[14:24:34.772] <TB0>     INFO: 41600 events read in total (3338ms).
[14:24:34.773] <TB0>     INFO: Test took 4402ms.
[14:24:34.781] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:34.781] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:24:34.781] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:24:34.785] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 0, 79] has eff 0/10
[14:24:34.785] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 0, 79]
[14:24:34.785] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 49, 69] has eff 0/10
[14:24:34.785] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 49, 69]
[14:24:34.785] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 43, 68] has eff 2/10
[14:24:34.785] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 43, 68]
[14:24:34.789] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[14:24:34.789] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:24:34.789] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:24:34.789] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:24:35.128] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:24:35.470] <TB0>     INFO: Expecting 41600 events.
[14:24:39.595] <TB0>     INFO: 41600 events read in total (3410ms).
[14:24:39.596] <TB0>     INFO: Test took 4468ms.
[14:24:39.604] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:39.604] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[14:24:39.604] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:24:39.608] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.987
[14:24:39.608] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 178
[14:24:39.608] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.138
[14:24:39.609] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 185
[14:24:39.609] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.565
[14:24:39.609] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 181
[14:24:39.609] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.789
[14:24:39.609] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[14:24:39.609] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.199
[14:24:39.609] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 181
[14:24:39.609] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.667
[14:24:39.609] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 189
[14:24:39.609] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.94
[14:24:39.609] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 195
[14:24:39.609] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.09
[14:24:39.609] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 184
[14:24:39.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.183
[14:24:39.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 180
[14:24:39.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.102
[14:24:39.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,16] phvalue 177
[14:24:39.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.425
[14:24:39.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 196
[14:24:39.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.88
[14:24:39.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 177
[14:24:39.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.673
[14:24:39.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,11] phvalue 174
[14:24:39.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.217
[14:24:39.610] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[14:24:39.611] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.196
[14:24:39.611] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 181
[14:24:39.611] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.702
[14:24:39.611] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 165
[14:24:39.611] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:24:39.611] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:24:39.611] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:24:39.695] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:24:40.038] <TB0>     INFO: Expecting 41600 events.
[14:24:44.155] <TB0>     INFO: 41600 events read in total (3402ms).
[14:24:44.156] <TB0>     INFO: Test took 4461ms.
[14:24:44.164] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:44.164] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[14:24:44.164] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:24:44.168] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:24:44.169] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 56minph_roc = 13
[14:24:44.169] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.4212
[14:24:44.169] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 86
[14:24:44.169] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.9839
[14:24:44.169] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 81
[14:24:44.169] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9183
[14:24:44.169] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,61] phvalue 73
[14:24:44.170] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.1553
[14:24:44.170] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 75
[14:24:44.170] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.9974
[14:24:44.170] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,24] phvalue 69
[14:24:44.170] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.5088
[14:24:44.170] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 85
[14:24:44.170] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 153.602
[14:24:44.170] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 154
[14:24:44.170] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.9579
[14:24:44.170] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [22 ,30] phvalue 80
[14:24:44.171] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.8335
[14:24:44.171] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 82
[14:24:44.171] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9887
[14:24:44.171] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,49] phvalue 72
[14:24:44.171] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 101.345
[14:24:44.171] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 102
[14:24:44.171] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.1173
[14:24:44.171] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 66
[14:24:44.171] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.9364
[14:24:44.171] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 67
[14:24:44.171] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.5207
[14:24:44.171] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 60
[14:24:44.172] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.9379
[14:24:44.172] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 80
[14:24:44.172] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.8422
[14:24:44.172] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 60
[14:24:44.173] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 0 0
[14:24:44.573] <TB0>     INFO: Expecting 2560 events.
[14:24:45.530] <TB0>     INFO: 2560 events read in total (243ms).
[14:24:45.530] <TB0>     INFO: Test took 1357ms.
[14:24:45.530] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:24:45.530] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 1 1
[14:24:46.038] <TB0>     INFO: Expecting 2560 events.
[14:24:46.995] <TB0>     INFO: 2560 events read in total (242ms).
[14:24:46.995] <TB0>     INFO: Test took 1465ms.
[14:24:46.995] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:24:46.995] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 61, 2 2
[14:24:47.503] <TB0>     INFO: Expecting 2560 events.
[14:24:48.461] <TB0>     INFO: 2560 events read in total (243ms).
[14:24:48.461] <TB0>     INFO: Test took 1466ms.
[14:24:48.462] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:24:48.462] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 3 3
[14:24:48.969] <TB0>     INFO: Expecting 2560 events.
[14:24:49.926] <TB0>     INFO: 2560 events read in total (243ms).
[14:24:49.927] <TB0>     INFO: Test took 1465ms.
[14:24:49.927] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:24:49.927] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 24, 4 4
[14:24:50.434] <TB0>     INFO: Expecting 2560 events.
[14:24:51.391] <TB0>     INFO: 2560 events read in total (243ms).
[14:24:51.392] <TB0>     INFO: Test took 1465ms.
[14:24:51.392] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:24:51.392] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 5 5
[14:24:51.899] <TB0>     INFO: Expecting 2560 events.
[14:24:52.857] <TB0>     INFO: 2560 events read in total (243ms).
[14:24:52.857] <TB0>     INFO: Test took 1465ms.
[14:24:52.858] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:24:52.858] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 6 6
[14:24:53.365] <TB0>     INFO: Expecting 2560 events.
[14:24:54.322] <TB0>     INFO: 2560 events read in total (242ms).
[14:24:54.322] <TB0>     INFO: Test took 1464ms.
[14:24:54.323] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:24:54.323] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 22, 30, 7 7
[14:24:54.830] <TB0>     INFO: Expecting 2560 events.
[14:24:55.787] <TB0>     INFO: 2560 events read in total (242ms).
[14:24:55.788] <TB0>     INFO: Test took 1465ms.
[14:24:55.788] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:24:55.788] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 8 8
[14:24:56.295] <TB0>     INFO: Expecting 2560 events.
[14:24:57.253] <TB0>     INFO: 2560 events read in total (243ms).
[14:24:57.254] <TB0>     INFO: Test took 1466ms.
[14:24:57.254] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:24:57.254] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 49, 9 9
[14:24:57.761] <TB0>     INFO: Expecting 2560 events.
[14:24:58.720] <TB0>     INFO: 2560 events read in total (244ms).
[14:24:58.720] <TB0>     INFO: Test took 1466ms.
[14:24:58.720] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:24:58.720] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 10 10
[14:24:59.227] <TB0>     INFO: Expecting 2560 events.
[14:25:00.186] <TB0>     INFO: 2560 events read in total (244ms).
[14:25:00.186] <TB0>     INFO: Test took 1466ms.
[14:25:00.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:25:00.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 11 11
[14:25:00.694] <TB0>     INFO: Expecting 2560 events.
[14:25:01.652] <TB0>     INFO: 2560 events read in total (243ms).
[14:25:01.652] <TB0>     INFO: Test took 1465ms.
[14:25:01.652] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:25:01.652] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 12 12
[14:25:02.159] <TB0>     INFO: Expecting 2560 events.
[14:25:03.117] <TB0>     INFO: 2560 events read in total (243ms).
[14:25:03.117] <TB0>     INFO: Test took 1465ms.
[14:25:03.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:25:03.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 13 13
[14:25:03.625] <TB0>     INFO: Expecting 2560 events.
[14:25:04.581] <TB0>     INFO: 2560 events read in total (241ms).
[14:25:04.581] <TB0>     INFO: Test took 1464ms.
[14:25:04.582] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:25:04.582] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 14 14
[14:25:05.089] <TB0>     INFO: Expecting 2560 events.
[14:25:06.047] <TB0>     INFO: 2560 events read in total (243ms).
[14:25:06.047] <TB0>     INFO: Test took 1465ms.
[14:25:06.047] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:25:06.047] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 15 15
[14:25:06.554] <TB0>     INFO: Expecting 2560 events.
[14:25:07.511] <TB0>     INFO: 2560 events read in total (242ms).
[14:25:07.511] <TB0>     INFO: Test took 1463ms.
[14:25:07.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:25:07.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[14:25:07.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[14:25:07.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:25:07.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[14:25:07.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[14:25:07.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:25:07.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC6
[14:25:07.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[14:25:07.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[14:25:07.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[14:25:07.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC10
[14:25:07.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:25:07.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[14:25:07.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:25:07.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:25:07.511] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC15
[14:25:07.514] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:25:08.021] <TB0>     INFO: Expecting 655360 events.
[14:25:19.654] <TB0>     INFO: 655360 events read in total (10918ms).
[14:25:19.665] <TB0>     INFO: Expecting 655360 events.
[14:25:31.233] <TB0>     INFO: 655360 events read in total (11006ms).
[14:25:31.248] <TB0>     INFO: Expecting 655360 events.
[14:25:42.741] <TB0>     INFO: 655360 events read in total (10932ms).
[14:25:42.761] <TB0>     INFO: Expecting 655360 events.
[14:25:54.251] <TB0>     INFO: 655360 events read in total (10934ms).
[14:25:54.275] <TB0>     INFO: Expecting 655360 events.
[14:26:05.847] <TB0>     INFO: 655360 events read in total (11029ms).
[14:26:05.875] <TB0>     INFO: Expecting 655360 events.
[14:26:17.456] <TB0>     INFO: 655360 events read in total (11033ms).
[14:26:17.488] <TB0>     INFO: Expecting 655360 events.
[14:26:28.966] <TB0>     INFO: 655360 events read in total (10938ms).
[14:26:29.009] <TB0>     INFO: Expecting 655360 events.
[14:26:40.503] <TB0>     INFO: 655360 events read in total (10968ms).
[14:26:40.543] <TB0>     INFO: Expecting 655360 events.
[14:26:52.083] <TB0>     INFO: 655360 events read in total (11006ms).
[14:26:52.131] <TB0>     INFO: Expecting 655360 events.
[14:27:03.722] <TB0>     INFO: 655360 events read in total (11063ms).
[14:27:03.771] <TB0>     INFO: Expecting 655360 events.
[14:27:15.348] <TB0>     INFO: 655360 events read in total (11050ms).
[14:27:15.400] <TB0>     INFO: Expecting 655360 events.
[14:27:26.924] <TB0>     INFO: 655360 events read in total (10998ms).
[14:27:26.980] <TB0>     INFO: Expecting 655360 events.
[14:27:38.533] <TB0>     INFO: 655360 events read in total (11026ms).
[14:27:38.594] <TB0>     INFO: Expecting 655360 events.
[14:27:50.161] <TB0>     INFO: 655360 events read in total (11041ms).
[14:27:50.230] <TB0>     INFO: Expecting 655360 events.
[14:28:01.796] <TB0>     INFO: 655360 events read in total (11040ms).
[14:28:01.866] <TB0>     INFO: Expecting 655360 events.
[14:28:13.437] <TB0>     INFO: 655360 events read in total (11044ms).
[14:28:13.511] <TB0>     INFO: Test took 185997ms.
[14:28:13.605] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:13.911] <TB0>     INFO: Expecting 655360 events.
[14:28:25.585] <TB0>     INFO: 655360 events read in total (10959ms).
[14:28:25.596] <TB0>     INFO: Expecting 655360 events.
[14:28:37.151] <TB0>     INFO: 655360 events read in total (10992ms).
[14:28:37.165] <TB0>     INFO: Expecting 655360 events.
[14:28:48.684] <TB0>     INFO: 655360 events read in total (10961ms).
[14:28:48.703] <TB0>     INFO: Expecting 655360 events.
[14:29:00.260] <TB0>     INFO: 655360 events read in total (11009ms).
[14:29:00.284] <TB0>     INFO: Expecting 655360 events.
[14:29:11.656] <TB0>     INFO: 655360 events read in total (10823ms).
[14:29:11.686] <TB0>     INFO: Expecting 655360 events.
[14:29:23.113] <TB0>     INFO: 655360 events read in total (10878ms).
[14:29:23.145] <TB0>     INFO: Expecting 655360 events.
[14:29:34.694] <TB0>     INFO: 655360 events read in total (11004ms).
[14:29:34.730] <TB0>     INFO: Expecting 655360 events.
[14:29:46.252] <TB0>     INFO: 655360 events read in total (10984ms).
[14:29:46.292] <TB0>     INFO: Expecting 655360 events.
[14:29:57.878] <TB0>     INFO: 655360 events read in total (11054ms).
[14:29:57.922] <TB0>     INFO: Expecting 655360 events.
[14:30:09.470] <TB0>     INFO: 655360 events read in total (11019ms).
[14:30:09.522] <TB0>     INFO: Expecting 655360 events.
[14:30:20.001] <TB0>     INFO: 655360 events read in total (10953ms).
[14:30:21.056] <TB0>     INFO: Expecting 655360 events.
[14:30:32.585] <TB0>     INFO: 655360 events read in total (11003ms).
[14:30:32.642] <TB0>     INFO: Expecting 655360 events.
[14:30:44.180] <TB0>     INFO: 655360 events read in total (11012ms).
[14:30:44.241] <TB0>     INFO: Expecting 655360 events.
[14:30:55.824] <TB0>     INFO: 655360 events read in total (11057ms).
[14:30:55.892] <TB0>     INFO: Expecting 655360 events.
[14:31:07.469] <TB0>     INFO: 655360 events read in total (11050ms).
[14:31:07.541] <TB0>     INFO: Expecting 655360 events.
[14:31:19.117] <TB0>     INFO: 655360 events read in total (11050ms).
[14:31:19.195] <TB0>     INFO: Test took 185590ms.
[14:31:19.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:31:19.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:31:19.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:31:19.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:31:19.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:31:19.372] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:31:19.372] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:31:19.372] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:31:19.372] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:31:19.373] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:31:19.373] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:31:19.373] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:31:19.373] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:31:19.373] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:31:19.373] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:31:19.374] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:31:19.374] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:31:19.374] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:31:19.374] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:31:19.375] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:31:19.375] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:31:19.375] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:31:19.375] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:31:19.375] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:31:19.375] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:31:19.376] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:31:19.376] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:31:19.376] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:31:19.376] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:31:19.377] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:31:19.377] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:31:19.377] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:31:19.377] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:31:19.384] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:31:19.391] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:31:19.397] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:31:19.404] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:31:19.411] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:31:19.418] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:31:19.425] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:31:19.432] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:31:19.439] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:31:19.446] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:31:19.453] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:31:19.459] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:31:19.466] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:31:19.473] <TB0>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:31:19.479] <TB0>     INFO: safety margin for low PH: adding 8, margin is now 28
[14:31:19.486] <TB0>     INFO: safety margin for low PH: adding 9, margin is now 29
[14:31:19.493] <TB0>     INFO: safety margin for low PH: adding 10, margin is now 30
[14:31:19.500] <TB0>     INFO: safety margin for low PH: adding 11, margin is now 31
[14:31:19.506] <TB0>     INFO: safety margin for low PH: adding 12, margin is now 32
[14:31:19.513] <TB0>     INFO: safety margin for low PH: adding 13, margin is now 33
[14:31:19.520] <TB0>     INFO: safety margin for low PH: adding 14, margin is now 34
[14:31:19.526] <TB0>     INFO: safety margin for low PH: adding 15, margin is now 35
[14:31:19.533] <TB0>     INFO: safety margin for low PH: adding 16, margin is now 36
[14:31:19.540] <TB0>     INFO: safety margin for low PH: adding 17, margin is now 37
[14:31:19.546] <TB0>     INFO: safety margin for low PH: adding 18, margin is now 38
[14:31:19.553] <TB0>     INFO: safety margin for low PH: adding 19, margin is now 39
[14:31:19.560] <TB0>     INFO: safety margin for low PH: adding 20, margin is now 40
[14:31:19.567] <TB0>     INFO: safety margin for low PH: adding 21, margin is now 41
[14:31:19.573] <TB0>     INFO: safety margin for low PH: adding 22, margin is now 42
[14:31:19.580] <TB0>     INFO: safety margin for low PH: adding 23, margin is now 43
[14:31:19.587] <TB0>     INFO: safety margin for low PH: adding 24, margin is now 44
[14:31:19.594] <TB0>     INFO: safety margin for low PH: adding 25, margin is now 45
[14:31:19.600] <TB0>     INFO: safety margin for low PH: adding 26, margin is now 46
[14:31:19.607] <TB0>     INFO: safety margin for low PH: adding 27, margin is now 47
[14:31:19.614] <TB0>     INFO: safety margin for low PH: adding 28, margin is now 48
[14:31:19.621] <TB0>     INFO: safety margin for low PH: adding 29, margin is now 49
[14:31:19.627] <TB0>     INFO: safety margin for low PH: adding 30, margin is now 50
[14:31:19.634] <TB0>     INFO: safety margin for low PH: adding 31, margin is now 51
[14:31:19.641] <TB0>     INFO: safety margin for low PH: adding 32, margin is now 52
[14:31:19.648] <TB0>     INFO: safety margin for low PH: adding 33, margin is now 53
[14:31:19.655] <TB0>     INFO: safety margin for low PH: adding 34, margin is now 54
[14:31:19.661] <TB0>     INFO: safety margin for low PH: adding 35, margin is now 55
[14:31:19.668] <TB0>     INFO: safety margin for low PH: adding 36, margin is now 56
[14:31:19.675] <TB0>     INFO: safety margin for low PH: adding 37, margin is now 57
[14:31:19.681] <TB0>     INFO: safety margin for low PH: adding 38, margin is now 58
[14:31:19.688] <TB0>     INFO: safety margin for low PH: adding 39, margin is now 59
[14:31:19.695] <TB0>     INFO: safety margin for low PH: adding 40, margin is now 60
[14:31:19.702] <TB0>     INFO: safety margin for low PH: adding 41, margin is now 61
[14:31:19.708] <TB0>     INFO: safety margin for low PH: adding 42, margin is now 62
[14:31:19.715] <TB0>     INFO: safety margin for low PH: adding 43, margin is now 63
[14:31:19.722] <TB0>     INFO: safety margin for low PH: adding 44, margin is now 64
[14:31:19.728] <TB0>     INFO: safety margin for low PH: adding 45, margin is now 65
[14:31:19.735] <TB0>     INFO: safety margin for low PH: adding 46, margin is now 66
[14:31:19.742] <TB0>     INFO: safety margin for low PH: adding 47, margin is now 67
[14:31:19.749] <TB0>     INFO: safety margin for low PH: adding 48, margin is now 68
[14:31:19.755] <TB0>     INFO: safety margin for low PH: adding 49, margin is now 69
[14:31:19.762] <TB0>     INFO: safety margin for low PH: adding 50, margin is now 70
[14:31:19.769] <TB0>     INFO: safety margin for low PH: adding 51, margin is now 71
[14:31:19.776] <TB0>     INFO: safety margin for low PH: adding 52, margin is now 72
[14:31:19.782] <TB0>     INFO: safety margin for low PH: adding 53, margin is now 73
[14:31:19.789] <TB0>     INFO: safety margin for low PH: adding 54, margin is now 74
[14:31:19.796] <TB0>     INFO: safety margin for low PH: adding 55, margin is now 75
[14:31:19.803] <TB0>     INFO: safety margin for low PH: adding 56, margin is now 76
[14:31:19.809] <TB0>     INFO: safety margin for low PH: adding 57, margin is now 77
[14:31:19.816] <TB0>     INFO: safety margin for low PH: adding 58, margin is now 78
[14:31:19.823] <TB0>     INFO: safety margin for low PH: adding 59, margin is now 79
[14:31:19.829] <TB0>     INFO: safety margin for low PH: adding 60, margin is now 80
[14:31:19.836] <TB0>     INFO: safety margin for low PH: adding 61, margin is now 81
[14:31:19.843] <TB0>     INFO: safety margin for low PH: adding 62, margin is now 82
[14:31:19.850] <TB0>     INFO: safety margin for low PH: adding 63, margin is now 83
[14:31:19.856] <TB0>     INFO: safety margin for low PH: adding 64, margin is now 84
[14:31:19.863] <TB0>     INFO: safety margin for low PH: adding 65, margin is now 85
[14:31:19.870] <TB0>     INFO: safety margin for low PH: adding 66, margin is now 86
[14:31:19.877] <TB0>     INFO: safety margin for low PH: adding 67, margin is now 87
[14:31:19.883] <TB0>     INFO: safety margin for low PH: adding 68, margin is now 88
[14:31:19.890] <TB0>     INFO: safety margin for low PH: adding 69, margin is now 89
[14:31:19.897] <TB0>     INFO: safety margin for low PH: adding 70, margin is now 90
[14:31:19.904] <TB0>     INFO: safety margin for low PH: adding 71, margin is now 91
[14:31:19.910] <TB0>     INFO: safety margin for low PH: adding 72, margin is now 92
[14:31:19.917] <TB0>     INFO: safety margin for low PH: adding 73, margin is now 93
[14:31:19.924] <TB0>     INFO: safety margin for low PH: adding 74, margin is now 94
[14:31:19.931] <TB0>     INFO: safety margin for low PH: adding 75, margin is now 95
[14:31:19.937] <TB0>     INFO: safety margin for low PH: adding 76, margin is now 96
[14:31:19.944] <TB0>     INFO: safety margin for low PH: adding 77, margin is now 97
[14:31:19.951] <TB0>     INFO: safety margin for low PH: adding 78, margin is now 98
[14:31:19.958] <TB0>     INFO: safety margin for low PH: adding 79, margin is now 99
[14:31:19.964] <TB0>     INFO: safety margin for low PH: adding 80, margin is now 100
[14:31:19.971] <TB0>     INFO: safety margin for low PH: adding 81, margin is now 101
[14:31:19.978] <TB0>     INFO: safety margin for low PH: adding 82, margin is now 102
[14:31:19.985] <TB0>     INFO: safety margin for low PH: adding 83, margin is now 103
[14:31:19.991] <TB0>     INFO: safety margin for low PH: adding 84, margin is now 104
[14:31:19.998] <TB0>     INFO: safety margin for low PH: adding 85, margin is now 105
[14:31:20.005] <TB0>     INFO: safety margin for low PH: adding 86, margin is now 106
[14:31:20.011] <TB0>     INFO: safety margin for low PH: adding 87, margin is now 107
[14:31:20.018] <TB0>     INFO: safety margin for low PH: adding 88, margin is now 108
[14:31:20.025] <TB0>     INFO: safety margin for low PH: adding 89, margin is now 109
[14:31:20.032] <TB0>     INFO: safety margin for low PH: adding 90, margin is now 110
[14:31:20.038] <TB0>     INFO: safety margin for low PH: adding 91, margin is now 111
[14:31:20.045] <TB0>     INFO: safety margin for low PH: adding 92, margin is now 112
[14:31:20.052] <TB0>     INFO: safety margin for low PH: adding 93, margin is now 113
[14:31:20.059] <TB0>     INFO: safety margin for low PH: adding 94, margin is now 114
[14:31:20.065] <TB0>     INFO: safety margin for low PH: adding 95, margin is now 115
[14:31:20.072] <TB0>     INFO: safety margin for low PH: adding 96, margin is now 116
[14:31:20.079] <TB0>     INFO: safety margin for low PH: adding 97, margin is now 117
[14:31:20.086] <TB0>     INFO: safety margin for low PH: adding 98, margin is now 118
[14:31:20.092] <TB0>     INFO: safety margin for low PH: adding 99, margin is now 119
[14:31:20.099] <TB0>     INFO: safety margin for low PH: adding 100, margin is now 120
[14:31:20.106] <TB0>     INFO: safety margin for low PH: adding 101, margin is now 121
[14:31:20.112] <TB0>     INFO: safety margin for low PH: adding 102, margin is now 122
[14:31:20.119] <TB0>     INFO: safety margin for low PH: adding 103, margin is now 123
[14:31:20.126] <TB0>     INFO: safety margin for low PH: adding 104, margin is now 124
[14:31:20.133] <TB0>     INFO: safety margin for low PH: adding 105, margin is now 125
[14:31:20.140] <TB0>     INFO: safety margin for low PH: adding 106, margin is now 126
[14:31:20.146] <TB0>     INFO: safety margin for low PH: adding 107, margin is now 127
[14:31:20.153] <TB0>     INFO: safety margin for low PH: adding 108, margin is now 128
[14:31:20.160] <TB0>     INFO: safety margin for low PH: adding 109, margin is now 129
[14:31:20.167] <TB0>     INFO: safety margin for low PH: adding 110, margin is now 130
[14:31:20.173] <TB0>     INFO: safety margin for low PH: adding 111, margin is now 131
[14:31:20.180] <TB0>     INFO: safety margin for low PH: adding 112, margin is now 132
[14:31:20.187] <TB0>     INFO: safety margin for low PH: adding 113, margin is now 133
[14:31:20.194] <TB0>     INFO: safety margin for low PH: adding 114, margin is now 134
[14:31:20.200] <TB0>     INFO: safety margin for low PH: adding 115, margin is now 135
[14:31:20.207] <TB0>     INFO: safety margin for low PH: adding 116, margin is now 136
[14:31:20.214] <TB0>     INFO: safety margin for low PH: adding 117, margin is now 137
[14:31:20.221] <TB0>     INFO: safety margin for low PH: adding 118, margin is now 138
[14:31:20.227] <TB0>     INFO: safety margin for low PH: adding 119, margin is now 139
[14:31:20.234] <TB0>     INFO: safety margin for low PH: adding 120, margin is now 140
[14:31:20.241] <TB0>     INFO: safety margin for low PH: adding 121, margin is now 141
[14:31:20.247] <TB0>     INFO: safety margin for low PH: adding 122, margin is now 142
[14:31:20.254] <TB0>     INFO: safety margin for low PH: adding 123, margin is now 143
[14:31:20.261] <TB0>     INFO: safety margin for low PH: adding 124, margin is now 144
[14:31:20.268] <TB0>     INFO: safety margin for low PH: adding 125, margin is now 145
[14:31:20.274] <TB0>     INFO: safety margin for low PH: adding 126, margin is now 146
[14:31:20.281] <TB0>     INFO: safety margin for low PH: adding 127, margin is now 147
[14:31:20.288] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:31:20.294] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:31:20.301] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:31:20.308] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:31:20.315] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:31:20.321] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:31:20.328] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:31:20.335] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:31:20.342] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:31:20.348] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:31:20.355] <TB0>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:31:20.362] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:31:20.369] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:31:20.375] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:31:20.382] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:31:20.389] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:31:20.396] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:31:20.403] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:31:20.410] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:31:20.441] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C0.dat
[14:31:20.441] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C1.dat
[14:31:20.441] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C2.dat
[14:31:20.441] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C3.dat
[14:31:20.442] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C4.dat
[14:31:20.442] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C5.dat
[14:31:20.442] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C6.dat
[14:31:20.442] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C7.dat
[14:31:20.442] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C8.dat
[14:31:20.442] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C9.dat
[14:31:20.442] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C10.dat
[14:31:20.443] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C11.dat
[14:31:20.443] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C12.dat
[14:31:20.443] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C13.dat
[14:31:20.443] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C14.dat
[14:31:20.443] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C15.dat
[14:31:20.789] <TB0>     INFO: Expecting 41600 events.
[14:31:24.625] <TB0>     INFO: 41600 events read in total (3121ms).
[14:31:24.626] <TB0>     INFO: Test took 4180ms.
[14:31:25.277] <TB0>     INFO: Expecting 41600 events.
[14:31:29.103] <TB0>     INFO: 41600 events read in total (3111ms).
[14:31:29.103] <TB0>     INFO: Test took 4172ms.
[14:31:29.751] <TB0>     INFO: Expecting 41600 events.
[14:31:33.594] <TB0>     INFO: 41600 events read in total (3128ms).
[14:31:33.595] <TB0>     INFO: Test took 4189ms.
[14:31:33.895] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:34.026] <TB0>     INFO: Expecting 2560 events.
[14:31:34.984] <TB0>     INFO: 2560 events read in total (243ms).
[14:31:34.985] <TB0>     INFO: Test took 1090ms.
[14:31:34.987] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:35.492] <TB0>     INFO: Expecting 2560 events.
[14:31:36.453] <TB0>     INFO: 2560 events read in total (246ms).
[14:31:36.453] <TB0>     INFO: Test took 1467ms.
[14:31:36.455] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:36.962] <TB0>     INFO: Expecting 2560 events.
[14:31:37.922] <TB0>     INFO: 2560 events read in total (245ms).
[14:31:37.922] <TB0>     INFO: Test took 1467ms.
[14:31:37.924] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:38.430] <TB0>     INFO: Expecting 2560 events.
[14:31:39.389] <TB0>     INFO: 2560 events read in total (244ms).
[14:31:39.389] <TB0>     INFO: Test took 1465ms.
[14:31:39.391] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:39.898] <TB0>     INFO: Expecting 2560 events.
[14:31:40.858] <TB0>     INFO: 2560 events read in total (245ms).
[14:31:40.859] <TB0>     INFO: Test took 1468ms.
[14:31:40.861] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:41.367] <TB0>     INFO: Expecting 2560 events.
[14:31:42.326] <TB0>     INFO: 2560 events read in total (244ms).
[14:31:42.326] <TB0>     INFO: Test took 1465ms.
[14:31:42.328] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:42.834] <TB0>     INFO: Expecting 2560 events.
[14:31:43.793] <TB0>     INFO: 2560 events read in total (244ms).
[14:31:43.794] <TB0>     INFO: Test took 1466ms.
[14:31:43.796] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:44.303] <TB0>     INFO: Expecting 2560 events.
[14:31:45.261] <TB0>     INFO: 2560 events read in total (243ms).
[14:31:45.262] <TB0>     INFO: Test took 1466ms.
[14:31:45.264] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:45.771] <TB0>     INFO: Expecting 2560 events.
[14:31:46.729] <TB0>     INFO: 2560 events read in total (243ms).
[14:31:46.730] <TB0>     INFO: Test took 1466ms.
[14:31:46.732] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:47.238] <TB0>     INFO: Expecting 2560 events.
[14:31:48.197] <TB0>     INFO: 2560 events read in total (244ms).
[14:31:48.198] <TB0>     INFO: Test took 1466ms.
[14:31:48.200] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:48.706] <TB0>     INFO: Expecting 2560 events.
[14:31:49.663] <TB0>     INFO: 2560 events read in total (242ms).
[14:31:49.663] <TB0>     INFO: Test took 1463ms.
[14:31:49.665] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:50.172] <TB0>     INFO: Expecting 2560 events.
[14:31:51.131] <TB0>     INFO: 2560 events read in total (244ms).
[14:31:51.131] <TB0>     INFO: Test took 1466ms.
[14:31:51.133] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:51.640] <TB0>     INFO: Expecting 2560 events.
[14:31:52.599] <TB0>     INFO: 2560 events read in total (244ms).
[14:31:52.600] <TB0>     INFO: Test took 1467ms.
[14:31:52.603] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:53.108] <TB0>     INFO: Expecting 2560 events.
[14:31:54.067] <TB0>     INFO: 2560 events read in total (244ms).
[14:31:54.068] <TB0>     INFO: Test took 1466ms.
[14:31:54.070] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:54.575] <TB0>     INFO: Expecting 2560 events.
[14:31:55.535] <TB0>     INFO: 2560 events read in total (245ms).
[14:31:55.535] <TB0>     INFO: Test took 1466ms.
[14:31:55.538] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:56.043] <TB0>     INFO: Expecting 2560 events.
[14:31:57.002] <TB0>     INFO: 2560 events read in total (244ms).
[14:31:57.002] <TB0>     INFO: Test took 1464ms.
[14:31:57.005] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:57.511] <TB0>     INFO: Expecting 2560 events.
[14:31:58.469] <TB0>     INFO: 2560 events read in total (243ms).
[14:31:58.469] <TB0>     INFO: Test took 1464ms.
[14:31:58.471] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:58.978] <TB0>     INFO: Expecting 2560 events.
[14:31:59.938] <TB0>     INFO: 2560 events read in total (245ms).
[14:31:59.938] <TB0>     INFO: Test took 1467ms.
[14:31:59.940] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:32:00.446] <TB0>     INFO: Expecting 2560 events.
[14:32:01.405] <TB0>     INFO: 2560 events read in total (244ms).
[14:32:01.406] <TB0>     INFO: Test took 1466ms.
[14:32:01.407] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:32:01.914] <TB0>     INFO: Expecting 2560 events.
[14:32:02.872] <TB0>     INFO: 2560 events read in total (243ms).
[14:32:02.872] <TB0>     INFO: Test took 1465ms.
[14:32:02.874] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:32:03.380] <TB0>     INFO: Expecting 2560 events.
[14:32:04.340] <TB0>     INFO: 2560 events read in total (245ms).
[14:32:04.340] <TB0>     INFO: Test took 1466ms.
[14:32:04.343] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:32:04.849] <TB0>     INFO: Expecting 2560 events.
[14:32:05.808] <TB0>     INFO: 2560 events read in total (244ms).
[14:32:05.809] <TB0>     INFO: Test took 1467ms.
[14:32:05.811] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:32:06.317] <TB0>     INFO: Expecting 2560 events.
[14:32:07.275] <TB0>     INFO: 2560 events read in total (243ms).
[14:32:07.276] <TB0>     INFO: Test took 1465ms.
[14:32:07.278] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:32:07.784] <TB0>     INFO: Expecting 2560 events.
[14:32:08.742] <TB0>     INFO: 2560 events read in total (243ms).
[14:32:08.743] <TB0>     INFO: Test took 1465ms.
[14:32:08.745] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:32:09.252] <TB0>     INFO: Expecting 2560 events.
[14:32:10.212] <TB0>     INFO: 2560 events read in total (245ms).
[14:32:10.212] <TB0>     INFO: Test took 1467ms.
[14:32:10.214] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:32:10.721] <TB0>     INFO: Expecting 2560 events.
[14:32:11.680] <TB0>     INFO: 2560 events read in total (246ms).
[14:32:11.681] <TB0>     INFO: Test took 1467ms.
[14:32:11.683] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:32:12.189] <TB0>     INFO: Expecting 2560 events.
[14:32:13.148] <TB0>     INFO: 2560 events read in total (244ms).
[14:32:13.149] <TB0>     INFO: Test took 1466ms.
[14:32:13.151] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:32:13.657] <TB0>     INFO: Expecting 2560 events.
[14:32:14.617] <TB0>     INFO: 2560 events read in total (245ms).
[14:32:14.617] <TB0>     INFO: Test took 1466ms.
[14:32:14.619] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:32:15.125] <TB0>     INFO: Expecting 2560 events.
[14:32:16.082] <TB0>     INFO: 2560 events read in total (242ms).
[14:32:16.082] <TB0>     INFO: Test took 1463ms.
[14:32:16.085] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:32:16.591] <TB0>     INFO: Expecting 2560 events.
[14:32:17.551] <TB0>     INFO: 2560 events read in total (245ms).
[14:32:17.551] <TB0>     INFO: Test took 1466ms.
[14:32:17.553] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:32:18.060] <TB0>     INFO: Expecting 2560 events.
[14:32:19.018] <TB0>     INFO: 2560 events read in total (243ms).
[14:32:19.019] <TB0>     INFO: Test took 1466ms.
[14:32:19.021] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:32:19.527] <TB0>     INFO: Expecting 2560 events.
[14:32:20.486] <TB0>     INFO: 2560 events read in total (244ms).
[14:32:20.486] <TB0>     INFO: Test took 1465ms.
[14:32:21.506] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[14:32:21.506] <TB0>     INFO: PH scale (per ROC):    65  79  76  74  72  74  21  77  65  74  79  77  68  77  70  63
[14:32:21.506] <TB0>     INFO: PH offset (per ROC):  171 170 177 176 183 167  59 171 176 177 153 180 186 186 174 197
[14:32:21.679] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:32:21.682] <TB0>     INFO: ######################################################################
[14:32:21.682] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:32:21.682] <TB0>     INFO: ######################################################################
[14:32:21.682] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:32:21.693] <TB0>     INFO: scanning low vcal = 10
[14:32:22.035] <TB0>     INFO: Expecting 41600 events.
[14:32:25.750] <TB0>     INFO: 41600 events read in total (3000ms).
[14:32:25.750] <TB0>     INFO: Test took 4057ms.
[14:32:25.752] <TB0>     INFO: scanning low vcal = 20
[14:32:26.258] <TB0>     INFO: Expecting 41600 events.
[14:32:29.967] <TB0>     INFO: 41600 events read in total (2994ms).
[14:32:29.967] <TB0>     INFO: Test took 4215ms.
[14:32:29.969] <TB0>     INFO: scanning low vcal = 30
[14:32:30.476] <TB0>     INFO: Expecting 41600 events.
[14:32:34.197] <TB0>     INFO: 41600 events read in total (3007ms).
[14:32:34.198] <TB0>     INFO: Test took 4229ms.
[14:32:34.200] <TB0>     INFO: scanning low vcal = 40
[14:32:34.701] <TB0>     INFO: Expecting 41600 events.
[14:32:38.953] <TB0>     INFO: 41600 events read in total (3537ms).
[14:32:38.954] <TB0>     INFO: Test took 4754ms.
[14:32:38.957] <TB0>     INFO: scanning low vcal = 50
[14:32:39.374] <TB0>     INFO: Expecting 41600 events.
[14:32:43.626] <TB0>     INFO: 41600 events read in total (3537ms).
[14:32:43.627] <TB0>     INFO: Test took 4670ms.
[14:32:43.630] <TB0>     INFO: scanning low vcal = 60
[14:32:44.050] <TB0>     INFO: Expecting 41600 events.
[14:32:48.297] <TB0>     INFO: 41600 events read in total (3532ms).
[14:32:48.297] <TB0>     INFO: Test took 4667ms.
[14:32:48.301] <TB0>     INFO: scanning low vcal = 70
[14:32:48.719] <TB0>     INFO: Expecting 41600 events.
[14:32:52.970] <TB0>     INFO: 41600 events read in total (3536ms).
[14:32:52.972] <TB0>     INFO: Test took 4671ms.
[14:32:52.974] <TB0>     INFO: scanning low vcal = 80
[14:32:53.395] <TB0>     INFO: Expecting 41600 events.
[14:32:57.653] <TB0>     INFO: 41600 events read in total (3544ms).
[14:32:57.654] <TB0>     INFO: Test took 4679ms.
[14:32:57.657] <TB0>     INFO: scanning low vcal = 90
[14:32:58.075] <TB0>     INFO: Expecting 41600 events.
[14:33:02.351] <TB0>     INFO: 41600 events read in total (3561ms).
[14:33:02.352] <TB0>     INFO: Test took 4695ms.
[14:33:02.356] <TB0>     INFO: scanning low vcal = 100
[14:33:02.771] <TB0>     INFO: Expecting 41600 events.
[14:33:07.147] <TB0>     INFO: 41600 events read in total (3661ms).
[14:33:07.148] <TB0>     INFO: Test took 4792ms.
[14:33:07.150] <TB0>     INFO: scanning low vcal = 110
[14:33:07.567] <TB0>     INFO: Expecting 41600 events.
[14:33:11.847] <TB0>     INFO: 41600 events read in total (3565ms).
[14:33:11.848] <TB0>     INFO: Test took 4697ms.
[14:33:11.851] <TB0>     INFO: scanning low vcal = 120
[14:33:12.266] <TB0>     INFO: Expecting 41600 events.
[14:33:16.533] <TB0>     INFO: 41600 events read in total (3552ms).
[14:33:16.534] <TB0>     INFO: Test took 4683ms.
[14:33:16.537] <TB0>     INFO: scanning low vcal = 130
[14:33:16.952] <TB0>     INFO: Expecting 41600 events.
[14:33:21.204] <TB0>     INFO: 41600 events read in total (3537ms).
[14:33:21.205] <TB0>     INFO: Test took 4668ms.
[14:33:21.208] <TB0>     INFO: scanning low vcal = 140
[14:33:21.625] <TB0>     INFO: Expecting 41600 events.
[14:33:25.897] <TB0>     INFO: 41600 events read in total (3557ms).
[14:33:25.898] <TB0>     INFO: Test took 4690ms.
[14:33:25.900] <TB0>     INFO: scanning low vcal = 150
[14:33:26.317] <TB0>     INFO: Expecting 41600 events.
[14:33:30.574] <TB0>     INFO: 41600 events read in total (3542ms).
[14:33:30.574] <TB0>     INFO: Test took 4673ms.
[14:33:30.577] <TB0>     INFO: scanning low vcal = 160
[14:33:30.994] <TB0>     INFO: Expecting 41600 events.
[14:33:35.255] <TB0>     INFO: 41600 events read in total (3546ms).
[14:33:35.256] <TB0>     INFO: Test took 4679ms.
[14:33:35.259] <TB0>     INFO: scanning low vcal = 170
[14:33:35.675] <TB0>     INFO: Expecting 41600 events.
[14:33:39.944] <TB0>     INFO: 41600 events read in total (3555ms).
[14:33:39.945] <TB0>     INFO: Test took 4686ms.
[14:33:39.949] <TB0>     INFO: scanning low vcal = 180
[14:33:40.368] <TB0>     INFO: Expecting 41600 events.
[14:33:44.624] <TB0>     INFO: 41600 events read in total (3541ms).
[14:33:44.625] <TB0>     INFO: Test took 4676ms.
[14:33:44.628] <TB0>     INFO: scanning low vcal = 190
[14:33:45.046] <TB0>     INFO: Expecting 41600 events.
[14:33:49.305] <TB0>     INFO: 41600 events read in total (3544ms).
[14:33:49.305] <TB0>     INFO: Test took 4677ms.
[14:33:49.308] <TB0>     INFO: scanning low vcal = 200
[14:33:49.726] <TB0>     INFO: Expecting 41600 events.
[14:33:53.989] <TB0>     INFO: 41600 events read in total (3548ms).
[14:33:53.990] <TB0>     INFO: Test took 4682ms.
[14:33:53.993] <TB0>     INFO: scanning low vcal = 210
[14:33:54.409] <TB0>     INFO: Expecting 41600 events.
[14:33:58.674] <TB0>     INFO: 41600 events read in total (3550ms).
[14:33:58.675] <TB0>     INFO: Test took 4682ms.
[14:33:58.678] <TB0>     INFO: scanning low vcal = 220
[14:33:59.093] <TB0>     INFO: Expecting 41600 events.
[14:34:03.355] <TB0>     INFO: 41600 events read in total (3547ms).
[14:34:03.355] <TB0>     INFO: Test took 4677ms.
[14:34:03.359] <TB0>     INFO: scanning low vcal = 230
[14:34:03.772] <TB0>     INFO: Expecting 41600 events.
[14:34:08.023] <TB0>     INFO: 41600 events read in total (3536ms).
[14:34:08.023] <TB0>     INFO: Test took 4663ms.
[14:34:08.026] <TB0>     INFO: scanning low vcal = 240
[14:34:08.444] <TB0>     INFO: Expecting 41600 events.
[14:34:12.720] <TB0>     INFO: 41600 events read in total (3561ms).
[14:34:12.721] <TB0>     INFO: Test took 4695ms.
[14:34:12.724] <TB0>     INFO: scanning low vcal = 250
[14:34:13.144] <TB0>     INFO: Expecting 41600 events.
[14:34:17.399] <TB0>     INFO: 41600 events read in total (3540ms).
[14:34:17.400] <TB0>     INFO: Test took 4676ms.
[14:34:17.404] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:34:17.820] <TB0>     INFO: Expecting 41600 events.
[14:34:22.046] <TB0>     INFO: 41600 events read in total (3511ms).
[14:34:22.047] <TB0>     INFO: Test took 4643ms.
[14:34:22.050] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:34:22.470] <TB0>     INFO: Expecting 41600 events.
[14:34:26.738] <TB0>     INFO: 41600 events read in total (3554ms).
[14:34:26.739] <TB0>     INFO: Test took 4689ms.
[14:34:26.742] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:34:27.162] <TB0>     INFO: Expecting 41600 events.
[14:34:31.438] <TB0>     INFO: 41600 events read in total (3561ms).
[14:34:31.438] <TB0>     INFO: Test took 4695ms.
[14:34:31.441] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:34:31.857] <TB0>     INFO: Expecting 41600 events.
[14:34:36.077] <TB0>     INFO: 41600 events read in total (3505ms).
[14:34:36.077] <TB0>     INFO: Test took 4636ms.
[14:34:36.080] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:34:36.500] <TB0>     INFO: Expecting 41600 events.
[14:34:40.744] <TB0>     INFO: 41600 events read in total (3529ms).
[14:34:40.745] <TB0>     INFO: Test took 4664ms.
[14:34:41.284] <TB0>     INFO: PixTestGainPedestal::measure() done 
[14:34:41.287] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:34:41.287] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:34:41.287] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:34:41.287] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:34:41.287] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:34:41.288] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:34:41.288] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:34:41.288] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:34:41.288] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:34:41.288] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:34:41.288] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:34:41.289] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:34:41.289] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:34:41.289] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:34:41.289] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:34:41.289] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:35:21.950] <TB0>     INFO: PixTestGainPedestal::fit() done
[14:35:21.950] <TB0>     INFO: non-linearity mean:  0.959 0.961 0.966 0.961 0.969 0.960 1.027 0.960 0.967 0.955 0.950 0.963 0.963 0.955 0.955 0.964
[14:35:21.950] <TB0>     INFO: non-linearity RMS:   0.006 0.005 0.006 0.005 0.006 0.005 0.009 0.005 0.004 0.007 0.006 0.006 0.006 0.007 0.007 0.006
[14:35:21.950] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:35:21.973] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:35:21.996] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:35:22.018] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:35:22.041] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:35:22.063] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:35:22.086] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:35:22.108] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:35:22.130] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:35:22.152] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:35:22.175] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:35:22.197] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:35:22.220] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:35:22.242] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:35:22.264] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:35:22.287] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-16_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:35:22.309] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[14:35:22.309] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:35:22.316] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:35:22.316] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:35:22.319] <TB0>     INFO: ######################################################################
[14:35:22.319] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:35:22.319] <TB0>     INFO: ######################################################################
[14:35:22.321] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:35:22.332] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:35:22.332] <TB0>     INFO:     run 1 of 1
[14:35:22.332] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:22.674] <TB0>     INFO: Expecting 3120000 events.
[14:36:12.138] <TB0>     INFO: 1286710 events read in total (48749ms).
[14:37:01.657] <TB0>     INFO: 2571870 events read in total (98268ms).
[14:37:22.729] <TB0>     INFO: 3120000 events read in total (119341ms).
[14:37:22.777] <TB0>     INFO: Test took 120446ms.
[14:37:22.851] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:22.982] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:24.338] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:25.800] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:27.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:28.749] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:30.164] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:31.513] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:32.786] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:34.285] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:35.643] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:37.080] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:38.475] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:39.997] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:41.431] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:42.975] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:44.409] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:45.876] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 527413248
[14:37:45.909] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:37:45.909] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.1366, RMS = 1.62657
[14:37:45.909] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:37:45.909] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:37:45.909] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.3006, RMS = 1.96072
[14:37:45.909] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:37:45.911] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:37:45.911] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6931, RMS = 1.25056
[14:37:45.911] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:37:45.911] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:37:45.911] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9482, RMS = 1.33998
[14:37:45.911] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:37:45.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:37:45.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2161, RMS = 1.11639
[14:37:45.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:37:45.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:37:45.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3641, RMS = 1.40744
[14:37:45.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:37:45.913] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:37:45.913] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.4107, RMS = 1.85191
[14:37:45.913] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:37:45.913] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:37:45.913] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.27, RMS = 1.90662
[14:37:45.913] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:37:45.914] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:37:45.914] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.6133, RMS = 1.15095
[14:37:45.914] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:37:45.914] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:37:45.914] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.2162, RMS = 1.14
[14:37:45.914] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:37:45.915] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:37:45.915] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0266, RMS = 1.32786
[14:37:45.915] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:37:45.915] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:37:45.915] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.2766, RMS = 1.22933
[14:37:45.916] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:37:45.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:37:45.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 51.3213, RMS = 1.59198
[14:37:45.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 60
[14:37:45.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:37:45.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 52.1237, RMS = 1.734
[14:37:45.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 61
[14:37:45.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:37:45.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.7227, RMS = 1.47357
[14:37:45.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:37:45.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:37:45.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.4167, RMS = 1.51333
[14:37:45.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:37:45.919] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:37:45.919] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.6213, RMS = 1.33996
[14:37:45.919] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:37:45.919] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:37:45.919] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.4018, RMS = 1.44793
[14:37:45.919] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:37:45.920] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:37:45.920] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8375, RMS = 1.11505
[14:37:45.920] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:37:45.920] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:37:45.920] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0363, RMS = 1.37501
[14:37:45.920] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:37:45.921] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:37:45.921] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5223, RMS = 0.938761
[14:37:45.921] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:37:45.921] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:37:45.921] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.4233, RMS = 1.03363
[14:37:45.921] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:37:45.922] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:37:45.922] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.5286, RMS = 2.73215
[14:37:45.922] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:37:45.922] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:37:45.922] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.7202, RMS = 3.07927
[14:37:45.922] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[14:37:45.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:37:45.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9125, RMS = 1.37252
[14:37:45.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:37:45.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:37:45.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.2089, RMS = 1.83173
[14:37:45.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:37:45.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:37:45.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.1013, RMS = 1.85684
[14:37:45.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:37:45.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:37:45.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.3571, RMS = 2.03648
[14:37:45.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[14:37:45.926] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:37:45.926] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8893, RMS = 1.12023
[14:37:45.926] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:37:45.926] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:37:45.926] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.7015, RMS = 1.50234
[14:37:45.926] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:37:45.927] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:37:45.927] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.7538, RMS = 1.5959
[14:37:45.927] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:37:45.927] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:37:45.927] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.7683, RMS = 1.90674
[14:37:45.927] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[14:37:45.930] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[14:37:45.930] <TB0>     INFO: number of dead bumps (per ROC):     1    0    0    0    0    0    8    0    0    0    0    0    0    0    0    0
[14:37:45.930] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:37:46.028] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:37:46.028] <TB0>     INFO: enter test to run
[14:37:46.028] <TB0>     INFO:   test:  no parameter change
[14:37:46.028] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 407.6mA
[14:37:46.029] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 484mA
[14:37:46.029] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.8 C
[14:37:46.029] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:37:46.537] <TB0>    QUIET: Connection to board 133 closed.
[14:37:46.539] <TB0>     INFO: pXar: this is the end, my friend
[14:37:46.539] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
