/// Auto-generated bit field definitions for SDIO
/// Device: STM32F407
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f4::stm32f407::sdio {

using namespace alloy::hal::bitfields;

// ============================================================================
// SDIO Bit Field Definitions
// ============================================================================

/// POWER - power control register
namespace power {
    /// PWRCTRL
    /// Position: 0, Width: 2
    using PWRCTRL = BitField<0, 2>;
    constexpr uint32_t PWRCTRL_Pos = 0;
    constexpr uint32_t PWRCTRL_Msk = PWRCTRL::mask;

}  // namespace power

/// CLKCR - SDI clock control register
namespace clkcr {
    /// Clock divide factor
    /// Position: 0, Width: 8
    using CLKDIV = BitField<0, 8>;
    constexpr uint32_t CLKDIV_Pos = 0;
    constexpr uint32_t CLKDIV_Msk = CLKDIV::mask;

    /// Clock enable bit
    /// Position: 8, Width: 1
    using CLKEN = BitField<8, 1>;
    constexpr uint32_t CLKEN_Pos = 8;
    constexpr uint32_t CLKEN_Msk = CLKEN::mask;

    /// Power saving configuration
              bit
    /// Position: 9, Width: 1
    using PWRSAV = BitField<9, 1>;
    constexpr uint32_t PWRSAV_Pos = 9;
    constexpr uint32_t PWRSAV_Msk = PWRSAV::mask;

    /// Clock divider bypass enable
              bit
    /// Position: 10, Width: 1
    using BYPASS = BitField<10, 1>;
    constexpr uint32_t BYPASS_Pos = 10;
    constexpr uint32_t BYPASS_Msk = BYPASS::mask;

    /// Wide bus mode enable bit
    /// Position: 11, Width: 2
    using WIDBUS = BitField<11, 2>;
    constexpr uint32_t WIDBUS_Pos = 11;
    constexpr uint32_t WIDBUS_Msk = WIDBUS::mask;

    /// SDIO_CK dephasing selection
              bit
    /// Position: 13, Width: 1
    using NEGEDGE = BitField<13, 1>;
    constexpr uint32_t NEGEDGE_Pos = 13;
    constexpr uint32_t NEGEDGE_Msk = NEGEDGE::mask;

    /// HW Flow Control enable
    /// Position: 14, Width: 1
    using HWFC_EN = BitField<14, 1>;
    constexpr uint32_t HWFC_EN_Pos = 14;
    constexpr uint32_t HWFC_EN_Msk = HWFC_EN::mask;

}  // namespace clkcr

/// ARG - argument register
namespace arg {
    /// Command argument
    /// Position: 0, Width: 32
    using CMDARG = BitField<0, 32>;
    constexpr uint32_t CMDARG_Pos = 0;
    constexpr uint32_t CMDARG_Msk = CMDARG::mask;

}  // namespace arg

/// CMD - command register
namespace cmd {
    /// Command index
    /// Position: 0, Width: 6
    using CMDINDEX = BitField<0, 6>;
    constexpr uint32_t CMDINDEX_Pos = 0;
    constexpr uint32_t CMDINDEX_Msk = CMDINDEX::mask;

    /// Wait for response bits
    /// Position: 6, Width: 2
    using WAITRESP = BitField<6, 2>;
    constexpr uint32_t WAITRESP_Pos = 6;
    constexpr uint32_t WAITRESP_Msk = WAITRESP::mask;

    /// CPSM waits for interrupt
              request
    /// Position: 8, Width: 1
    using WAITINT = BitField<8, 1>;
    constexpr uint32_t WAITINT_Pos = 8;
    constexpr uint32_t WAITINT_Msk = WAITINT::mask;

    /// CPSM Waits for ends of data transfer
              (CmdPend internal signal).
    /// Position: 9, Width: 1
    using WAITPEND = BitField<9, 1>;
    constexpr uint32_t WAITPEND_Pos = 9;
    constexpr uint32_t WAITPEND_Msk = WAITPEND::mask;

    /// Command path state machine (CPSM) Enable
              bit
    /// Position: 10, Width: 1
    using CPSMEN = BitField<10, 1>;
    constexpr uint32_t CPSMEN_Pos = 10;
    constexpr uint32_t CPSMEN_Msk = CPSMEN::mask;

    /// SD I/O suspend command
    /// Position: 11, Width: 1
    using SDIOSuspend = BitField<11, 1>;
    constexpr uint32_t SDIOSuspend_Pos = 11;
    constexpr uint32_t SDIOSuspend_Msk = SDIOSuspend::mask;

    /// Enable CMD completion
    /// Position: 12, Width: 1
    using ENCMDcompl = BitField<12, 1>;
    constexpr uint32_t ENCMDcompl_Pos = 12;
    constexpr uint32_t ENCMDcompl_Msk = ENCMDcompl::mask;

    /// not Interrupt Enable
    /// Position: 13, Width: 1
    using nIEN = BitField<13, 1>;
    constexpr uint32_t nIEN_Pos = 13;
    constexpr uint32_t nIEN_Msk = nIEN::mask;

    /// CE-ATA command
    /// Position: 14, Width: 1
    using CE_ATACMD = BitField<14, 1>;
    constexpr uint32_t CE_ATACMD_Pos = 14;
    constexpr uint32_t CE_ATACMD_Msk = CE_ATACMD::mask;

}  // namespace cmd

/// RESPCMD - command response register
namespace respcmd {
    /// Response command index
    /// Position: 0, Width: 6
    using RESPCMD = BitField<0, 6>;
    constexpr uint32_t RESPCMD_Pos = 0;
    constexpr uint32_t RESPCMD_Msk = RESPCMD::mask;

}  // namespace respcmd

/// RESP1 - response 1..4 register
namespace resp1 {
    /// see Table 132.
    /// Position: 0, Width: 32
    using CARDSTATUS1 = BitField<0, 32>;
    constexpr uint32_t CARDSTATUS1_Pos = 0;
    constexpr uint32_t CARDSTATUS1_Msk = CARDSTATUS1::mask;

}  // namespace resp1

/// RESP2 - response 1..4 register
namespace resp2 {
    /// see Table 132.
    /// Position: 0, Width: 32
    using CARDSTATUS2 = BitField<0, 32>;
    constexpr uint32_t CARDSTATUS2_Pos = 0;
    constexpr uint32_t CARDSTATUS2_Msk = CARDSTATUS2::mask;

}  // namespace resp2

/// RESP3 - response 1..4 register
namespace resp3 {
    /// see Table 132.
    /// Position: 0, Width: 32
    using CARDSTATUS3 = BitField<0, 32>;
    constexpr uint32_t CARDSTATUS3_Pos = 0;
    constexpr uint32_t CARDSTATUS3_Msk = CARDSTATUS3::mask;

}  // namespace resp3

/// RESP4 - response 1..4 register
namespace resp4 {
    /// see Table 132.
    /// Position: 0, Width: 32
    using CARDSTATUS4 = BitField<0, 32>;
    constexpr uint32_t CARDSTATUS4_Pos = 0;
    constexpr uint32_t CARDSTATUS4_Msk = CARDSTATUS4::mask;

}  // namespace resp4

/// DTIMER - data timer register
namespace dtimer {
    /// Data timeout period
    /// Position: 0, Width: 32
    using DATATIME = BitField<0, 32>;
    constexpr uint32_t DATATIME_Pos = 0;
    constexpr uint32_t DATATIME_Msk = DATATIME::mask;

}  // namespace dtimer

/// DLEN - data length register
namespace dlen {
    /// Data length value
    /// Position: 0, Width: 25
    using DATALENGTH = BitField<0, 25>;
    constexpr uint32_t DATALENGTH_Pos = 0;
    constexpr uint32_t DATALENGTH_Msk = DATALENGTH::mask;

}  // namespace dlen

/// DCTRL - data control register
namespace dctrl {
    /// DTEN
    /// Position: 0, Width: 1
    using DTEN = BitField<0, 1>;
    constexpr uint32_t DTEN_Pos = 0;
    constexpr uint32_t DTEN_Msk = DTEN::mask;

    /// Data transfer direction
              selection
    /// Position: 1, Width: 1
    using DTDIR = BitField<1, 1>;
    constexpr uint32_t DTDIR_Pos = 1;
    constexpr uint32_t DTDIR_Msk = DTDIR::mask;

    /// Data transfer mode selection 1: Stream
              or SDIO multibyte data transfer.
    /// Position: 2, Width: 1
    using DTMODE = BitField<2, 1>;
    constexpr uint32_t DTMODE_Pos = 2;
    constexpr uint32_t DTMODE_Msk = DTMODE::mask;

    /// DMA enable bit
    /// Position: 3, Width: 1
    using DMAEN = BitField<3, 1>;
    constexpr uint32_t DMAEN_Pos = 3;
    constexpr uint32_t DMAEN_Msk = DMAEN::mask;

    /// Data block size
    /// Position: 4, Width: 4
    using DBLOCKSIZE = BitField<4, 4>;
    constexpr uint32_t DBLOCKSIZE_Pos = 4;
    constexpr uint32_t DBLOCKSIZE_Msk = DBLOCKSIZE::mask;

    /// Read wait start
    /// Position: 8, Width: 1
    using RWSTART = BitField<8, 1>;
    constexpr uint32_t RWSTART_Pos = 8;
    constexpr uint32_t RWSTART_Msk = RWSTART::mask;

    /// Read wait stop
    /// Position: 9, Width: 1
    using RWSTOP = BitField<9, 1>;
    constexpr uint32_t RWSTOP_Pos = 9;
    constexpr uint32_t RWSTOP_Msk = RWSTOP::mask;

    /// Read wait mode
    /// Position: 10, Width: 1
    using RWMOD = BitField<10, 1>;
    constexpr uint32_t RWMOD_Pos = 10;
    constexpr uint32_t RWMOD_Msk = RWMOD::mask;

    /// SD I/O enable functions
    /// Position: 11, Width: 1
    using SDIOEN = BitField<11, 1>;
    constexpr uint32_t SDIOEN_Pos = 11;
    constexpr uint32_t SDIOEN_Msk = SDIOEN::mask;

}  // namespace dctrl

/// DCOUNT - data counter register
namespace dcount {
    /// Data count value
    /// Position: 0, Width: 25
    using DATACOUNT = BitField<0, 25>;
    constexpr uint32_t DATACOUNT_Pos = 0;
    constexpr uint32_t DATACOUNT_Msk = DATACOUNT::mask;

}  // namespace dcount

/// STA - status register
namespace sta {
    /// Command response received (CRC check
              failed)
    /// Position: 0, Width: 1
    using CCRCFAIL = BitField<0, 1>;
    constexpr uint32_t CCRCFAIL_Pos = 0;
    constexpr uint32_t CCRCFAIL_Msk = CCRCFAIL::mask;

    /// Data block sent/received (CRC check
              failed)
    /// Position: 1, Width: 1
    using DCRCFAIL = BitField<1, 1>;
    constexpr uint32_t DCRCFAIL_Pos = 1;
    constexpr uint32_t DCRCFAIL_Msk = DCRCFAIL::mask;

    /// Command response timeout
    /// Position: 2, Width: 1
    using CTIMEOUT = BitField<2, 1>;
    constexpr uint32_t CTIMEOUT_Pos = 2;
    constexpr uint32_t CTIMEOUT_Msk = CTIMEOUT::mask;

    /// Data timeout
    /// Position: 3, Width: 1
    using DTIMEOUT = BitField<3, 1>;
    constexpr uint32_t DTIMEOUT_Pos = 3;
    constexpr uint32_t DTIMEOUT_Msk = DTIMEOUT::mask;

    /// Transmit FIFO underrun
              error
    /// Position: 4, Width: 1
    using TXUNDERR = BitField<4, 1>;
    constexpr uint32_t TXUNDERR_Pos = 4;
    constexpr uint32_t TXUNDERR_Msk = TXUNDERR::mask;

    /// Received FIFO overrun
              error
    /// Position: 5, Width: 1
    using RXOVERR = BitField<5, 1>;
    constexpr uint32_t RXOVERR_Pos = 5;
    constexpr uint32_t RXOVERR_Msk = RXOVERR::mask;

    /// Command response received (CRC check
              passed)
    /// Position: 6, Width: 1
    using CMDREND = BitField<6, 1>;
    constexpr uint32_t CMDREND_Pos = 6;
    constexpr uint32_t CMDREND_Msk = CMDREND::mask;

    /// Command sent (no response
              required)
    /// Position: 7, Width: 1
    using CMDSENT = BitField<7, 1>;
    constexpr uint32_t CMDSENT_Pos = 7;
    constexpr uint32_t CMDSENT_Msk = CMDSENT::mask;

    /// Data end (data counter, SDIDCOUNT, is
              zero)
    /// Position: 8, Width: 1
    using DATAEND = BitField<8, 1>;
    constexpr uint32_t DATAEND_Pos = 8;
    constexpr uint32_t DATAEND_Msk = DATAEND::mask;

    /// Start bit not detected on all data
              signals in wide bus mode
    /// Position: 9, Width: 1
    using STBITERR = BitField<9, 1>;
    constexpr uint32_t STBITERR_Pos = 9;
    constexpr uint32_t STBITERR_Msk = STBITERR::mask;

    /// Data block sent/received (CRC check
              passed)
    /// Position: 10, Width: 1
    using DBCKEND = BitField<10, 1>;
    constexpr uint32_t DBCKEND_Pos = 10;
    constexpr uint32_t DBCKEND_Msk = DBCKEND::mask;

    /// Command transfer in
              progress
    /// Position: 11, Width: 1
    using CMDACT = BitField<11, 1>;
    constexpr uint32_t CMDACT_Pos = 11;
    constexpr uint32_t CMDACT_Msk = CMDACT::mask;

    /// Data transmit in progress
    /// Position: 12, Width: 1
    using TXACT = BitField<12, 1>;
    constexpr uint32_t TXACT_Pos = 12;
    constexpr uint32_t TXACT_Msk = TXACT::mask;

    /// Data receive in progress
    /// Position: 13, Width: 1
    using RXACT = BitField<13, 1>;
    constexpr uint32_t RXACT_Pos = 13;
    constexpr uint32_t RXACT_Msk = RXACT::mask;

    /// Transmit FIFO half empty: at least 8
              words can be written into the FIFO
    /// Position: 14, Width: 1
    using TXFIFOHE = BitField<14, 1>;
    constexpr uint32_t TXFIFOHE_Pos = 14;
    constexpr uint32_t TXFIFOHE_Msk = TXFIFOHE::mask;

    /// Receive FIFO half full: there are at
              least 8 words in the FIFO
    /// Position: 15, Width: 1
    using RXFIFOHF = BitField<15, 1>;
    constexpr uint32_t RXFIFOHF_Pos = 15;
    constexpr uint32_t RXFIFOHF_Msk = RXFIFOHF::mask;

    /// Transmit FIFO full
    /// Position: 16, Width: 1
    using TXFIFOF = BitField<16, 1>;
    constexpr uint32_t TXFIFOF_Pos = 16;
    constexpr uint32_t TXFIFOF_Msk = TXFIFOF::mask;

    /// Receive FIFO full
    /// Position: 17, Width: 1
    using RXFIFOF = BitField<17, 1>;
    constexpr uint32_t RXFIFOF_Pos = 17;
    constexpr uint32_t RXFIFOF_Msk = RXFIFOF::mask;

    /// Transmit FIFO empty
    /// Position: 18, Width: 1
    using TXFIFOE = BitField<18, 1>;
    constexpr uint32_t TXFIFOE_Pos = 18;
    constexpr uint32_t TXFIFOE_Msk = TXFIFOE::mask;

    /// Receive FIFO empty
    /// Position: 19, Width: 1
    using RXFIFOE = BitField<19, 1>;
    constexpr uint32_t RXFIFOE_Pos = 19;
    constexpr uint32_t RXFIFOE_Msk = RXFIFOE::mask;

    /// Data available in transmit
              FIFO
    /// Position: 20, Width: 1
    using TXDAVL = BitField<20, 1>;
    constexpr uint32_t TXDAVL_Pos = 20;
    constexpr uint32_t TXDAVL_Msk = TXDAVL::mask;

    /// Data available in receive
              FIFO
    /// Position: 21, Width: 1
    using RXDAVL = BitField<21, 1>;
    constexpr uint32_t RXDAVL_Pos = 21;
    constexpr uint32_t RXDAVL_Msk = RXDAVL::mask;

    /// SDIO interrupt received
    /// Position: 22, Width: 1
    using SDIOIT = BitField<22, 1>;
    constexpr uint32_t SDIOIT_Pos = 22;
    constexpr uint32_t SDIOIT_Msk = SDIOIT::mask;

    /// CE-ATA command completion signal
              received for CMD61
    /// Position: 23, Width: 1
    using CEATAEND = BitField<23, 1>;
    constexpr uint32_t CEATAEND_Pos = 23;
    constexpr uint32_t CEATAEND_Msk = CEATAEND::mask;

}  // namespace sta

/// ICR - interrupt clear register
namespace icr {
    /// CCRCFAIL flag clear bit
    /// Position: 0, Width: 1
    using CCRCFAILC = BitField<0, 1>;
    constexpr uint32_t CCRCFAILC_Pos = 0;
    constexpr uint32_t CCRCFAILC_Msk = CCRCFAILC::mask;

    /// DCRCFAIL flag clear bit
    /// Position: 1, Width: 1
    using DCRCFAILC = BitField<1, 1>;
    constexpr uint32_t DCRCFAILC_Pos = 1;
    constexpr uint32_t DCRCFAILC_Msk = DCRCFAILC::mask;

    /// CTIMEOUT flag clear bit
    /// Position: 2, Width: 1
    using CTIMEOUTC = BitField<2, 1>;
    constexpr uint32_t CTIMEOUTC_Pos = 2;
    constexpr uint32_t CTIMEOUTC_Msk = CTIMEOUTC::mask;

    /// DTIMEOUT flag clear bit
    /// Position: 3, Width: 1
    using DTIMEOUTC = BitField<3, 1>;
    constexpr uint32_t DTIMEOUTC_Pos = 3;
    constexpr uint32_t DTIMEOUTC_Msk = DTIMEOUTC::mask;

    /// TXUNDERR flag clear bit
    /// Position: 4, Width: 1
    using TXUNDERRC = BitField<4, 1>;
    constexpr uint32_t TXUNDERRC_Pos = 4;
    constexpr uint32_t TXUNDERRC_Msk = TXUNDERRC::mask;

    /// RXOVERR flag clear bit
    /// Position: 5, Width: 1
    using RXOVERRC = BitField<5, 1>;
    constexpr uint32_t RXOVERRC_Pos = 5;
    constexpr uint32_t RXOVERRC_Msk = RXOVERRC::mask;

    /// CMDREND flag clear bit
    /// Position: 6, Width: 1
    using CMDRENDC = BitField<6, 1>;
    constexpr uint32_t CMDRENDC_Pos = 6;
    constexpr uint32_t CMDRENDC_Msk = CMDRENDC::mask;

    /// CMDSENT flag clear bit
    /// Position: 7, Width: 1
    using CMDSENTC = BitField<7, 1>;
    constexpr uint32_t CMDSENTC_Pos = 7;
    constexpr uint32_t CMDSENTC_Msk = CMDSENTC::mask;

    /// DATAEND flag clear bit
    /// Position: 8, Width: 1
    using DATAENDC = BitField<8, 1>;
    constexpr uint32_t DATAENDC_Pos = 8;
    constexpr uint32_t DATAENDC_Msk = DATAENDC::mask;

    /// STBITERR flag clear bit
    /// Position: 9, Width: 1
    using STBITERRC = BitField<9, 1>;
    constexpr uint32_t STBITERRC_Pos = 9;
    constexpr uint32_t STBITERRC_Msk = STBITERRC::mask;

    /// DBCKEND flag clear bit
    /// Position: 10, Width: 1
    using DBCKENDC = BitField<10, 1>;
    constexpr uint32_t DBCKENDC_Pos = 10;
    constexpr uint32_t DBCKENDC_Msk = DBCKENDC::mask;

    /// SDIOIT flag clear bit
    /// Position: 22, Width: 1
    using SDIOITC = BitField<22, 1>;
    constexpr uint32_t SDIOITC_Pos = 22;
    constexpr uint32_t SDIOITC_Msk = SDIOITC::mask;

    /// CEATAEND flag clear bit
    /// Position: 23, Width: 1
    using CEATAENDC = BitField<23, 1>;
    constexpr uint32_t CEATAENDC_Pos = 23;
    constexpr uint32_t CEATAENDC_Msk = CEATAENDC::mask;

}  // namespace icr

/// MASK - mask register
namespace mask {
    /// Command CRC fail interrupt
              enable
    /// Position: 0, Width: 1
    using CCRCFAILIE = BitField<0, 1>;
    constexpr uint32_t CCRCFAILIE_Pos = 0;
    constexpr uint32_t CCRCFAILIE_Msk = CCRCFAILIE::mask;

    /// Data CRC fail interrupt
              enable
    /// Position: 1, Width: 1
    using DCRCFAILIE = BitField<1, 1>;
    constexpr uint32_t DCRCFAILIE_Pos = 1;
    constexpr uint32_t DCRCFAILIE_Msk = DCRCFAILIE::mask;

    /// Command timeout interrupt
              enable
    /// Position: 2, Width: 1
    using CTIMEOUTIE = BitField<2, 1>;
    constexpr uint32_t CTIMEOUTIE_Pos = 2;
    constexpr uint32_t CTIMEOUTIE_Msk = CTIMEOUTIE::mask;

    /// Data timeout interrupt
              enable
    /// Position: 3, Width: 1
    using DTIMEOUTIE = BitField<3, 1>;
    constexpr uint32_t DTIMEOUTIE_Pos = 3;
    constexpr uint32_t DTIMEOUTIE_Msk = DTIMEOUTIE::mask;

    /// Tx FIFO underrun error interrupt
              enable
    /// Position: 4, Width: 1
    using TXUNDERRIE = BitField<4, 1>;
    constexpr uint32_t TXUNDERRIE_Pos = 4;
    constexpr uint32_t TXUNDERRIE_Msk = TXUNDERRIE::mask;

    /// Rx FIFO overrun error interrupt
              enable
    /// Position: 5, Width: 1
    using RXOVERRIE = BitField<5, 1>;
    constexpr uint32_t RXOVERRIE_Pos = 5;
    constexpr uint32_t RXOVERRIE_Msk = RXOVERRIE::mask;

    /// Command response received interrupt
              enable
    /// Position: 6, Width: 1
    using CMDRENDIE = BitField<6, 1>;
    constexpr uint32_t CMDRENDIE_Pos = 6;
    constexpr uint32_t CMDRENDIE_Msk = CMDRENDIE::mask;

    /// Command sent interrupt
              enable
    /// Position: 7, Width: 1
    using CMDSENTIE = BitField<7, 1>;
    constexpr uint32_t CMDSENTIE_Pos = 7;
    constexpr uint32_t CMDSENTIE_Msk = CMDSENTIE::mask;

    /// Data end interrupt enable
    /// Position: 8, Width: 1
    using DATAENDIE = BitField<8, 1>;
    constexpr uint32_t DATAENDIE_Pos = 8;
    constexpr uint32_t DATAENDIE_Msk = DATAENDIE::mask;

    /// Start bit error interrupt
              enable
    /// Position: 9, Width: 1
    using STBITERRIE = BitField<9, 1>;
    constexpr uint32_t STBITERRIE_Pos = 9;
    constexpr uint32_t STBITERRIE_Msk = STBITERRIE::mask;

    /// Data block end interrupt
              enable
    /// Position: 10, Width: 1
    using DBCKENDIE = BitField<10, 1>;
    constexpr uint32_t DBCKENDIE_Pos = 10;
    constexpr uint32_t DBCKENDIE_Msk = DBCKENDIE::mask;

    /// Command acting interrupt
              enable
    /// Position: 11, Width: 1
    using CMDACTIE = BitField<11, 1>;
    constexpr uint32_t CMDACTIE_Pos = 11;
    constexpr uint32_t CMDACTIE_Msk = CMDACTIE::mask;

    /// Data transmit acting interrupt
              enable
    /// Position: 12, Width: 1
    using TXACTIE = BitField<12, 1>;
    constexpr uint32_t TXACTIE_Pos = 12;
    constexpr uint32_t TXACTIE_Msk = TXACTIE::mask;

    /// Data receive acting interrupt
              enable
    /// Position: 13, Width: 1
    using RXACTIE = BitField<13, 1>;
    constexpr uint32_t RXACTIE_Pos = 13;
    constexpr uint32_t RXACTIE_Msk = RXACTIE::mask;

    /// Tx FIFO half empty interrupt
              enable
    /// Position: 14, Width: 1
    using TXFIFOHEIE = BitField<14, 1>;
    constexpr uint32_t TXFIFOHEIE_Pos = 14;
    constexpr uint32_t TXFIFOHEIE_Msk = TXFIFOHEIE::mask;

    /// Rx FIFO half full interrupt
              enable
    /// Position: 15, Width: 1
    using RXFIFOHFIE = BitField<15, 1>;
    constexpr uint32_t RXFIFOHFIE_Pos = 15;
    constexpr uint32_t RXFIFOHFIE_Msk = RXFIFOHFIE::mask;

    /// Tx FIFO full interrupt
              enable
    /// Position: 16, Width: 1
    using TXFIFOFIE = BitField<16, 1>;
    constexpr uint32_t TXFIFOFIE_Pos = 16;
    constexpr uint32_t TXFIFOFIE_Msk = TXFIFOFIE::mask;

    /// Rx FIFO full interrupt
              enable
    /// Position: 17, Width: 1
    using RXFIFOFIE = BitField<17, 1>;
    constexpr uint32_t RXFIFOFIE_Pos = 17;
    constexpr uint32_t RXFIFOFIE_Msk = RXFIFOFIE::mask;

    /// Tx FIFO empty interrupt
              enable
    /// Position: 18, Width: 1
    using TXFIFOEIE = BitField<18, 1>;
    constexpr uint32_t TXFIFOEIE_Pos = 18;
    constexpr uint32_t TXFIFOEIE_Msk = TXFIFOEIE::mask;

    /// Rx FIFO empty interrupt
              enable
    /// Position: 19, Width: 1
    using RXFIFOEIE = BitField<19, 1>;
    constexpr uint32_t RXFIFOEIE_Pos = 19;
    constexpr uint32_t RXFIFOEIE_Msk = RXFIFOEIE::mask;

    /// Data available in Tx FIFO interrupt
              enable
    /// Position: 20, Width: 1
    using TXDAVLIE = BitField<20, 1>;
    constexpr uint32_t TXDAVLIE_Pos = 20;
    constexpr uint32_t TXDAVLIE_Msk = TXDAVLIE::mask;

    /// Data available in Rx FIFO interrupt
              enable
    /// Position: 21, Width: 1
    using RXDAVLIE = BitField<21, 1>;
    constexpr uint32_t RXDAVLIE_Pos = 21;
    constexpr uint32_t RXDAVLIE_Msk = RXDAVLIE::mask;

    /// SDIO mode interrupt received interrupt
              enable
    /// Position: 22, Width: 1
    using SDIOITIE = BitField<22, 1>;
    constexpr uint32_t SDIOITIE_Pos = 22;
    constexpr uint32_t SDIOITIE_Msk = SDIOITIE::mask;

    /// CE-ATA command completion signal
              received interrupt enable
    /// Position: 23, Width: 1
    using CEATAENDIE = BitField<23, 1>;
    constexpr uint32_t CEATAENDIE_Pos = 23;
    constexpr uint32_t CEATAENDIE_Msk = CEATAENDIE::mask;

}  // namespace mask

/// FIFOCNT - FIFO counter register
namespace fifocnt {
    /// Remaining number of words to be written
              to or read from the FIFO.
    /// Position: 0, Width: 24
    using FIFOCOUNT = BitField<0, 24>;
    constexpr uint32_t FIFOCOUNT_Pos = 0;
    constexpr uint32_t FIFOCOUNT_Msk = FIFOCOUNT::mask;

}  // namespace fifocnt

/// FIFO - data FIFO register
namespace fifo {
    /// Receive and transmit FIFO
              data
    /// Position: 0, Width: 32
    using FIFOData = BitField<0, 32>;
    constexpr uint32_t FIFOData_Pos = 0;
    constexpr uint32_t FIFOData_Msk = FIFOData::mask;

}  // namespace fifo

}  // namespace alloy::hal::st::stm32f4::stm32f407::sdio
