Analysis & Synthesis report for mcu_top_riscv
Wed Oct 24 20:34:15 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Oct 24 20:34:15 2018           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; mcu_top_riscv                               ;
; Top-level Entity Name       ; riscv_core                                  ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; riscv_core         ; mcu_top_riscv      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Oct 24 20:34:06 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_MCU -c mcu_top_riscv
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl_wrap/riscv_fetch_fifo.sv
    Info (12023): Found entity 1: riscv_fetch_fifo File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_fetch_fifo.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file rtl_wrap/riscv_hwloop_regs.sv
    Info (12023): Found entity 1: riscv_hwloop_regs File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_hwloop_regs.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file rtl_wrap/riscv_mult.sv
    Info (12023): Found entity 1: riscv_mult File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_mult.sv Line: 30
Error (10170): Verilog HDL syntax error at riscv_apu_disp.sv(170) near text: "genvar";  expecting an identifier ("genvar" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_apu_disp.sv Line: 170
Error (10170): Verilog HDL syntax error at riscv_apu_disp.sv(178) near text: "genvar";  expecting an identifier ("genvar" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_apu_disp.sv Line: 178
Error (10644): Verilog HDL error at riscv_apu_disp.sv(183): this block requires a name File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_apu_disp.sv Line: 183
Error (10112): Ignored design unit "riscv_apu_disp" at riscv_apu_disp.sv(27) due to previous errors File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_apu_disp.sv Line: 27
Info (12021): Found 0 design units, including 0 entities, in source file rtl_wrap/riscv_apu_disp.sv
Info (12021): Found 1 design units, including 1 entities, in source file rtl_wrap/riscv_core.sv
    Info (12023): Found entity 1: riscv_core File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_core.sv Line: 37
Error (10644): Verilog HDL error at riscv_alu.sv(66): this block requires a name File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_alu.sv Line: 66
Error (10644): Verilog HDL error at riscv_alu.sv(75): this block requires a name File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_alu.sv Line: 75
Error (10644): Verilog HDL error at riscv_alu.sv(291): this block requires a name File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_alu.sv Line: 291
Error (10644): Verilog HDL error at riscv_alu.sv(354): this block requires a name File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_alu.sv Line: 354
Error (10170): Verilog HDL syntax error at riscv_alu.sv(453) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_alu.sv Line: 453
Error (10170): Verilog HDL syntax error at riscv_alu.sv(502) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_alu.sv Line: 502
Error (10170): Verilog HDL syntax error at riscv_alu.sv(508) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_alu.sv Line: 508
Error (10170): Verilog HDL syntax error at riscv_alu.sv(907) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_alu.sv Line: 907
Error (10170): Verilog HDL syntax error at riscv_alu.sv(913) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_alu.sv Line: 913
Error (10170): Verilog HDL syntax error at riscv_alu.sv(954) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_alu.sv Line: 954
Error (10112): Ignored design unit "riscv_alu" at riscv_alu.sv(31) due to previous errors File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_alu.sv Line: 31
Error (10644): Verilog HDL error at riscv_alu.sv(1066): this block requires a name File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_alu.sv Line: 1066
Error (10644): Verilog HDL error at riscv_alu.sv(1078): this block requires a name File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_alu.sv Line: 1078
Error (10644): Verilog HDL error at riscv_alu.sv(1086): this block requires a name File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_alu.sv Line: 1086
Error (10644): Verilog HDL error at riscv_alu.sv(1075): this block requires a name File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_alu.sv Line: 1075
Error (10112): Ignored design unit "alu_ff" at riscv_alu.sv(1042) due to previous errors File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_alu.sv Line: 1042
Error (10644): Verilog HDL error at riscv_alu.sv(1130): this block requires a name File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_alu.sv Line: 1130
Error (10644): Verilog HDL error at riscv_alu.sv(1136): this block requires a name File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_alu.sv Line: 1136
Error (10644): Verilog HDL error at riscv_alu.sv(1142): this block requires a name File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_alu.sv Line: 1142
Info (12021): Found 0 design units, including 0 entities, in source file rtl_wrap/riscv_alu.sv
Info (12021): Found 1 design units, including 1 entities, in source file rtl_wrap/riscv_alu_div.sv
    Info (12023): Found entity 1: riscv_alu_div File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_alu_div.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file rtl_wrap/riscv_debug_unit.sv
    Info (12023): Found entity 1: riscv_debug_unit File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_debug_unit.sv Line: 25
Info (12021): Found 1 design units, including 0 entities, in source file rtl_wrap/apu_core_package.sv
    Info (12022): Found design unit 1: apu_core_package (SystemVerilog) File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/apu_core_package.sv Line: 22
Info (12021): Found 1 design units, including 0 entities, in source file rtl_wrap/riscv_tracer_defines.sv
    Info (12022): Found design unit 1: riscv_tracer_defines (SystemVerilog) File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer_defines.sv Line: 12
Error (10170): Verilog HDL syntax error at riscv_tracer.sv(120) near text: "class";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer.sv Line: 120
Error (10149): Verilog HDL Declaration error at riscv_tracer.sv(122): identifier "cycles" is already declared in the present scope File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer.sv Line: 122
Error (10759): Verilog HDL error at riscv_tracer.sv(123): object pc declared in a list of port declarations cannot be redeclared within the module body File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer.sv Line: 123
Error (10759): Verilog HDL error at riscv_tracer.sv(124): object instr declared in a list of port declarations cannot be redeclared within the module body File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer.sv Line: 124
Error (10170): Verilog HDL syntax error at riscv_tracer.sv(126) near text: "$";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer.sv Line: 126
Error (10170): Verilog HDL syntax error at riscv_tracer.sv(127) near text: "$";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer.sv Line: 127
Error (10170): Verilog HDL syntax error at riscv_tracer.sv(128) near text: "$";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer.sv Line: 128
Error (10170): Verilog HDL syntax error at riscv_tracer.sv(159) near text: "foreach";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer.sv Line: 159
Error (10170): Verilog HDL syntax error at riscv_tracer.sv(159) near text: ")";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer.sv Line: 159
Error (10170): Verilog HDL syntax error at riscv_tracer.sv(164) near text: "foreach";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer.sv Line: 164
Error (10170): Verilog HDL syntax error at riscv_tracer.sv(164) near text: ")";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer.sv Line: 164
Error (10170): Verilog HDL syntax error at riscv_tracer.sv(639) near text: "endclass";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer.sv Line: 639
Error (10170): Verilog HDL syntax error at riscv_tracer.sv(641) near text: "=";  expecting "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer.sv Line: 641
Error (10170): Verilog HDL syntax error at riscv_tracer.sv(642) near text: "=";  expecting "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer.sv Line: 642
Error (10170): Verilog HDL syntax error at riscv_tracer.sv(665) near text: "final";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer.sv Line: 665
Error (10170): Verilog HDL syntax error at riscv_tracer.sv(690) near text: "foreach";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer.sv Line: 690
Error (10170): Verilog HDL syntax error at riscv_tracer.sv(690) near text: ")";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer.sv Line: 690
Error (10170): Verilog HDL syntax error at riscv_tracer.sv(725) near text: "foreach";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer.sv Line: 725
Error (10170): Verilog HDL syntax error at riscv_tracer.sv(725) near text: ")";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_tracer.sv Line: 725
Info (12021): Found 0 design units, including 0 entities, in source file rtl_wrap/riscv_tracer.sv
Info (12021): Found 0 design units, including 0 entities, in source file rtl_wrap/apu_macros.sv
Info (12021): Found 1 design units, including 1 entities, in source file rtl_wrap/riscv_L0_buffer.sv
    Info (12023): Found entity 1: riscv_L0_buffer File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_L0_buffer.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file rtl_wrap/riscv_load_store_unit.sv
    Info (12023): Found entity 1: riscv_load_store_unit File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_load_store_unit.sv Line: 27
Error (10170): Verilog HDL syntax error at riscv_id_stage.sv(901) near text: "genvar";  expecting an identifier ("genvar" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_id_stage.sv Line: 901
Error (10112): Ignored design unit "riscv_id_stage" at riscv_id_stage.sv(40) due to previous errors File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_id_stage.sv Line: 40
Info (12021): Found 0 design units, including 0 entities, in source file rtl_wrap/riscv_id_stage.sv
Error (10170): Verilog HDL syntax error at riscv_register_file_latch.sv(95) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_register_file_latch.sv Line: 95
Error (10170): Verilog HDL syntax error at riscv_register_file_latch.sv(99) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_register_file_latch.sv Line: 99
Error (10170): Verilog HDL syntax error at riscv_register_file_latch.sv(103) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_register_file_latch.sv Line: 103
Error (10170): Verilog HDL syntax error at riscv_register_file_latch.sv(198) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_register_file_latch.sv Line: 198
Error (10112): Ignored design unit "riscv_register_file" at riscv_register_file_latch.sv(29) due to previous errors File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_register_file_latch.sv Line: 29
Info (12021): Found 0 design units, including 0 entities, in source file rtl_wrap/riscv_register_file_latch.sv
Info (12021): Found 0 design units, including 0 entities, in source file rtl_wrap/riscv_config.sv
Error (10644): Verilog HDL error at riscv_alu_basic.sv(62): this block requires a name File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_alu_basic.sv Line: 62
Error (10644): Verilog HDL error at riscv_alu_basic.sv(71): this block requires a name File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_alu_basic.sv Line: 71
Error (10644): Verilog HDL error at riscv_alu_basic.sv(152): this block requires a name File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_alu_basic.sv Line: 152
Error (10644): Verilog HDL error at riscv_alu_basic.sv(209): this block requires a name File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_alu_basic.sv Line: 209
Error (10112): Ignored design unit "riscv_alu_basic" at riscv_alu_basic.sv(30) due to previous errors File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_alu_basic.sv Line: 30
Info (12021): Found 0 design units, including 0 entities, in source file rtl_wrap/riscv_alu_basic.sv
Info (12021): Found 1 design units, including 1 entities, in source file rtl_wrap/riscv_decoder.sv
    Info (12023): Found entity 1: riscv_decoder File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_decoder.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file rtl_wrap/riscv_prefetch_buffer.sv
    Info (12023): Found entity 1: riscv_prefetch_buffer File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_prefetch_buffer.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file rtl_wrap/riscv_controller.sv
    Info (12023): Found entity 1: riscv_controller File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_controller.sv Line: 31
Error (10644): Verilog HDL error at riscv_hwloop_controller.sv(59): this block requires a name File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_hwloop_controller.sv Line: 59
Error (10112): Ignored design unit "riscv_hwloop_controller" at riscv_hwloop_controller.sv(25) due to previous errors File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_hwloop_controller.sv Line: 25
Info (12021): Found 0 design units, including 0 entities, in source file rtl_wrap/riscv_hwloop_controller.sv
Error (10170): Verilog HDL syntax error at riscv_register_file.sv(82) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_register_file.sv Line: 82
Error (10170): Verilog HDL syntax error at riscv_register_file.sv(86) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_register_file.sv Line: 86
Error (10170): Verilog HDL syntax error at riscv_register_file.sv(90) near text: "end";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_register_file.sv Line: 90
Error (10644): Verilog HDL error at riscv_register_file.sv(152): this block requires a name File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_register_file.sv Line: 152
Error (10112): Ignored design unit "riscv_register_file" at riscv_register_file.sv(27) due to previous errors File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_register_file.sv Line: 27
Info (12021): Found 0 design units, including 0 entities, in source file rtl_wrap/riscv_register_file.sv
Info (12021): Found 1 design units, including 1 entities, in source file rtl_wrap/riscv_compressed_decoder.sv
    Info (12023): Found entity 1: riscv_compressed_decoder File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_compressed_decoder.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file rtl_wrap/riscv_prefetch_L0_buffer.sv
    Info (12023): Found entity 1: riscv_prefetch_L0_buffer File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_prefetch_L0_buffer.sv Line: 26
Error (10170): Verilog HDL syntax error at riscv_cs_registers.sv(211) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_cs_registers.sv Line: 211
Error (10149): Verilog HDL Declaration error at riscv_cs_registers.sv(217): identifier "fflags_q" is already declared in the present scope File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_cs_registers.sv Line: 217
Error (10149): Verilog HDL Declaration error at riscv_cs_registers.sv(218): identifier "frm_q" is already declared in the present scope File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_cs_registers.sv Line: 218
Error (10149): Verilog HDL Declaration error at riscv_cs_registers.sv(219): identifier "frm_q" is already declared in the present scope File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_cs_registers.sv Line: 219
Error (10149): Verilog HDL Declaration error at riscv_cs_registers.sv(219): identifier "fflags_q" is already declared in the present scope File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_cs_registers.sv Line: 219
Error (10170): Verilog HDL syntax error at riscv_cs_registers.sv(219) near text: "}";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_cs_registers.sv Line: 219
Error (10149): Verilog HDL Declaration error at riscv_cs_registers.sv(220): identifier "fprec_q" is already declared in the present scope File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_cs_registers.sv Line: 220
Error (10149): Verilog HDL Declaration error at riscv_cs_registers.sv(224): identifier "mstatus_q" is already declared in the present scope File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_cs_registers.sv Line: 224
Error (10149): Verilog HDL Declaration error at riscv_cs_registers.sv(226): identifier "mstatus_q" is already declared in the present scope File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_cs_registers.sv Line: 226
Error (10149): Verilog HDL Declaration error at riscv_cs_registers.sv(228): identifier "mstatus_q" is already declared in the present scope File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_cs_registers.sv Line: 228
Error (10149): Verilog HDL Declaration error at riscv_cs_registers.sv(229): identifier "mstatus_q" is already declared in the present scope File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_cs_registers.sv Line: 229
Error (10149): Verilog HDL Declaration error at riscv_cs_registers.sv(231): identifier "mstatus_q" is already declared in the present scope File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_cs_registers.sv Line: 231
Error (10149): Verilog HDL Declaration error at riscv_cs_registers.sv(238): identifier "mcause_q" is already declared in the present scope File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_cs_registers.sv Line: 238
Error (10170): Verilog HDL syntax error at riscv_cs_registers.sv(238) near text: "}";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_cs_registers.sv Line: 238
Error (10759): Verilog HDL error at riscv_cs_registers.sv(240): object cluster_id_i declared in a list of port declarations cannot be redeclared within the module body File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_cs_registers.sv Line: 240
Error (10170): Verilog HDL syntax error at riscv_cs_registers.sv(240) near text: "1";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_cs_registers.sv Line: 240
Error (10759): Verilog HDL error at riscv_cs_registers.sv(240): object core_id_i declared in a list of port declarations cannot be redeclared within the module body File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_cs_registers.sv Line: 240
Error (10170): Verilog HDL syntax error at riscv_cs_registers.sv(240) near text: "}";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_cs_registers.sv Line: 240
Error (10149): Verilog HDL Declaration error at riscv_cs_registers.sv(252): identifier "mstatus_q" is already declared in the present scope File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_cs_registers.sv Line: 252
Info (12021): Found 0 design units, including 0 entities, in source file rtl_wrap/riscv_cs_registers.sv
Info (12021): Found 1 design units, including 1 entities, in source file rtl_wrap/riscv_ex_stage.sv
    Info (12023): Found entity 1: riscv_ex_stage File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_ex_stage.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl_wrap/riscv_if_stage.sv
    Info (12023): Found entity 1: riscv_if_stage File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_if_stage.sv Line: 31
Error (10170): Verilog HDL syntax error at riscv_int_controller.sv(60) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_int_controller.sv Line: 60
Error (10112): Ignored design unit "riscv_int_controller" at riscv_int_controller.sv(26) due to previous errors File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_int_controller.sv Line: 26
Info (12021): Found 0 design units, including 0 entities, in source file rtl_wrap/riscv_int_controller.sv
Info (12021): Found 1 design units, including 0 entities, in source file rtl_wrap/riscv_defines.sv
    Info (12022): Found design unit 1: riscv_defines (SystemVerilog) File: /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/rtl_wrap/riscv_defines.sv Line: 26
Info (144001): Generated suppressed messages file /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/output_files/mcu_top_riscv.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 82 errors, 1 warning
    Error: Peak virtual memory: 947 megabytes
    Error: Processing ended: Wed Oct 24 20:34:15 2018
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/rafael/Documentos/RISCV_MCU_CYCLONEV/Project/FPGA/Quartus/output_files/mcu_top_riscv.map.smsg.


