// Seed: 3857195198
module module_0 (
    output wire id_0,
    input uwire id_1,
    output supply1 id_2,
    input supply1 id_3
);
  supply0 id_5, id_6;
  supply0 id_7 = id_3, id_8;
  assign id_7 = id_6;
  wire  id_9;
  uwire id_10 = 1;
  assign id_7 = 1;
  assign id_8 = id_5;
  assign id_0 = id_7;
endmodule
module module_1 (
    output wire  id_0,
    output tri   id_1,
    input  uwire id_2,
    output wor   id_3
    , id_15,
    input  wor   id_4,
    input  tri   id_5,
    input  uwire id_6
    , id_16,
    input  tri   id_7,
    input  wand  id_8,
    output wire  id_9,
    output tri1  id_10,
    input  tri0  id_11,
    input  wire  id_12,
    input  tri   id_13
);
  assign id_16[1] = 1'b0;
  always id_3 = 1;
  module_0(
      id_9, id_5, id_10, id_5
  );
  wire id_17;
  wire id_18;
  wire id_19;
  wire id_20;
  assign id_0 = 1'b0;
endmodule
