Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 299c5c9602284b319a1cf7f8c0106aa7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bmp_source_sink_TB_behav xil_defaultlib.bmp_source_sink_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package xil_defaultlib.bmp_pkg
Compiling architecture behavioural of entity xil_defaultlib.bmp_source [\bmp_source(filename="source.bmp...]
Compiling architecture behavioural of entity xil_defaultlib.bmp_sink [\bmp_sink(filename="sink.bmp")(1...]
Compiling architecture behavioural of entity xil_defaultlib.bmp_source_sink_tb
Built simulation snapshot bmp_source_sink_TB_behav
