// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "10/22/2024 23:53:32"

// 
// Device: Altera 5CSEMA6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DataMemory (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk,
	a,
	wd,
	we,
	rd);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk;
input 	[31:0] a;
input 	[31:0] wd;
input 	we;
output 	[31:0] rd;

// Design Ports Information
// a[0]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[1]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[16]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[17]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[18]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[19]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[20]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[21]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[22]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[23]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[24]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[25]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[26]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[27]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[28]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[29]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[30]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[31]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[0]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[1]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[2]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[3]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[4]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[5]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[6]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[7]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[8]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[9]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[10]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[11]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[12]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[13]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[14]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[15]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[16]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[17]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[18]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[19]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[20]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[21]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[22]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[23]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[24]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[25]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[26]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[27]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[28]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[29]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[30]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[31]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[15]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// we	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[13]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[14]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[0]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[2]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[3]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[4]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[5]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[6]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[7]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[8]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[9]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[10]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[11]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[12]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[1]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[2]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[3]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[4]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[5]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[6]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[7]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[8]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[9]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[10]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[11]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[12]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[13]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[14]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[15]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[16]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[17]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[18]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[19]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[20]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[21]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[22]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[23]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[24]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[25]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[26]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[27]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[28]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[29]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[30]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[31]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \a[0]~input_o ;
wire \a[1]~input_o ;
wire \a[16]~input_o ;
wire \a[17]~input_o ;
wire \a[18]~input_o ;
wire \a[19]~input_o ;
wire \a[20]~input_o ;
wire \a[21]~input_o ;
wire \a[22]~input_o ;
wire \a[23]~input_o ;
wire \a[24]~input_o ;
wire \a[25]~input_o ;
wire \a[26]~input_o ;
wire \a[27]~input_o ;
wire \a[28]~input_o ;
wire \a[29]~input_o ;
wire \a[30]~input_o ;
wire \a[31]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]~feeder_combout ;
wire \a[14]~input_o ;
wire \a[15]~input_o ;
wire \we~input_o ;
wire \a[13]~input_o ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ret~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~DUPLICATE_q ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~feeder_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]~q ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]~q ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~0_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]~q ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~5_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]~q ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ;
wire \wd[26]~input_o ;
wire \a[2]~input_o ;
wire \a[3]~input_o ;
wire \a[4]~input_o ;
wire \a[5]~input_o ;
wire \a[6]~input_o ;
wire \a[7]~input_o ;
wire \a[8]~input_o ;
wire \a[9]~input_o ;
wire \a[10]~input_o ;
wire \a[11]~input_o ;
wire \a[12]~input_o ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ;
wire \wd[31]~input_o ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3_combout ;
wire \wd[30]~input_o ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \wd[29]~input_o ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \wd[28]~input_o ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \wd[27]~input_o ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \wd[25]~input_o ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \wd[24]~input_o ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0_combout ;
wire \wd[8]~input_o ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ;
wire \wd[9]~input_o ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \wd[10]~input_o ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \wd[12]~input_o ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \wd[13]~input_o ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \wd[14]~input_o ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \wd[15]~input_o ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \wd[11]~input_o ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0_combout ;
wire \wd[17]~input_o ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3]~0_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3]~0_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ;
wire \wd[18]~input_o ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3]~0_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3]~0_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \wd[20]~input_o ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \wd[21]~input_o ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \wd[22]~input_o ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \wd[23]~input_o ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \wd[19]~input_o ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \wd[16]~input_o ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~feeder_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0_combout ;
wire \wd[1]~input_o ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ;
wire \wd[3]~input_o ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \wd[4]~input_o ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \wd[5]~input_o ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \wd[6]~input_o ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \wd[7]~input_o ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \wd[2]~input_o ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \wd[0]~input_o ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux16~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout ;
wire \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout ;
wire \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout ;
wire \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout ;
wire \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2_combout ;
wire \altera_internal_jtag~TDO ;
wire [15:0] \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w ;
wire [3:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w ;
wire [3:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w ;
wire [3:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w ;
wire [7:0] \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [15:0] \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w ;
wire [6:0] \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [2:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a ;
wire [3:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w ;
wire [15:0] \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [15:0] \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w ;
wire [3:0] \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [6:0] \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [7:0] \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [3:0] \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [7:0] \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [6:0] \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [3:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w ;
wire [6:0] \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [3:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w ;
wire [3:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w ;
wire [7:0] \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [3:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w ;
wire [3:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w ;
wire [3:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w ;
wire [3:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w ;
wire [3:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w ;
wire [3:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w ;
wire [3:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w ;
wire [3:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w ;
wire [3:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w ;
wire [3:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w ;
wire [3:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w ;
wire [3:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w ;
wire [3:0] \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [3:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w ;
wire [3:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w ;
wire [3:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w ;
wire [3:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w ;
wire [3:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w ;
wire [3:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w ;
wire [3:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w ;
wire [3:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w ;
wire [3:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w ;
wire [3:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w ;
wire [3:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w ;
wire [3:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w ;
wire [3:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w ;
wire [3:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w ;
wire [3:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w ;
wire [3:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w ;
wire [3:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w ;
wire [3:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w ;
wire [3:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w ;
wire [3:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w ;
wire [3:0] \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [2:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [3:0] \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [3:0] \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [2:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [3:0] \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [3:0] \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [2:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [3:0] \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [3:0] \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [2:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [10:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [5:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;

wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

// Location: FF_X4_Y1_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y1_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \rd[0]~output (
	.i(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[0]),
	.obar());
// synopsys translate_off
defparam \rd[0]~output .bus_hold = "false";
defparam \rd[0]~output .open_drain_output = "false";
defparam \rd[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \rd[1]~output (
	.i(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[1]),
	.obar());
// synopsys translate_off
defparam \rd[1]~output .bus_hold = "false";
defparam \rd[1]~output .open_drain_output = "false";
defparam \rd[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \rd[2]~output (
	.i(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[2]),
	.obar());
// synopsys translate_off
defparam \rd[2]~output .bus_hold = "false";
defparam \rd[2]~output .open_drain_output = "false";
defparam \rd[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \rd[3]~output (
	.i(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[3]),
	.obar());
// synopsys translate_off
defparam \rd[3]~output .bus_hold = "false";
defparam \rd[3]~output .open_drain_output = "false";
defparam \rd[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \rd[4]~output (
	.i(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[4]),
	.obar());
// synopsys translate_off
defparam \rd[4]~output .bus_hold = "false";
defparam \rd[4]~output .open_drain_output = "false";
defparam \rd[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \rd[5]~output (
	.i(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[5]),
	.obar());
// synopsys translate_off
defparam \rd[5]~output .bus_hold = "false";
defparam \rd[5]~output .open_drain_output = "false";
defparam \rd[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \rd[6]~output (
	.i(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[6]),
	.obar());
// synopsys translate_off
defparam \rd[6]~output .bus_hold = "false";
defparam \rd[6]~output .open_drain_output = "false";
defparam \rd[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \rd[7]~output (
	.i(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[7]),
	.obar());
// synopsys translate_off
defparam \rd[7]~output .bus_hold = "false";
defparam \rd[7]~output .open_drain_output = "false";
defparam \rd[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \rd[8]~output (
	.i(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[8]),
	.obar());
// synopsys translate_off
defparam \rd[8]~output .bus_hold = "false";
defparam \rd[8]~output .open_drain_output = "false";
defparam \rd[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \rd[9]~output (
	.i(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[9]),
	.obar());
// synopsys translate_off
defparam \rd[9]~output .bus_hold = "false";
defparam \rd[9]~output .open_drain_output = "false";
defparam \rd[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \rd[10]~output (
	.i(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[10]),
	.obar());
// synopsys translate_off
defparam \rd[10]~output .bus_hold = "false";
defparam \rd[10]~output .open_drain_output = "false";
defparam \rd[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \rd[11]~output (
	.i(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[11]),
	.obar());
// synopsys translate_off
defparam \rd[11]~output .bus_hold = "false";
defparam \rd[11]~output .open_drain_output = "false";
defparam \rd[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \rd[12]~output (
	.i(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[12]),
	.obar());
// synopsys translate_off
defparam \rd[12]~output .bus_hold = "false";
defparam \rd[12]~output .open_drain_output = "false";
defparam \rd[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \rd[13]~output (
	.i(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[13]),
	.obar());
// synopsys translate_off
defparam \rd[13]~output .bus_hold = "false";
defparam \rd[13]~output .open_drain_output = "false";
defparam \rd[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \rd[14]~output (
	.i(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[14]),
	.obar());
// synopsys translate_off
defparam \rd[14]~output .bus_hold = "false";
defparam \rd[14]~output .open_drain_output = "false";
defparam \rd[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \rd[15]~output (
	.i(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[15]),
	.obar());
// synopsys translate_off
defparam \rd[15]~output .bus_hold = "false";
defparam \rd[15]~output .open_drain_output = "false";
defparam \rd[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \rd[16]~output (
	.i(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[16]),
	.obar());
// synopsys translate_off
defparam \rd[16]~output .bus_hold = "false";
defparam \rd[16]~output .open_drain_output = "false";
defparam \rd[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \rd[17]~output (
	.i(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[17]),
	.obar());
// synopsys translate_off
defparam \rd[17]~output .bus_hold = "false";
defparam \rd[17]~output .open_drain_output = "false";
defparam \rd[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \rd[18]~output (
	.i(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[18]),
	.obar());
// synopsys translate_off
defparam \rd[18]~output .bus_hold = "false";
defparam \rd[18]~output .open_drain_output = "false";
defparam \rd[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \rd[19]~output (
	.i(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[19]),
	.obar());
// synopsys translate_off
defparam \rd[19]~output .bus_hold = "false";
defparam \rd[19]~output .open_drain_output = "false";
defparam \rd[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \rd[20]~output (
	.i(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[20]),
	.obar());
// synopsys translate_off
defparam \rd[20]~output .bus_hold = "false";
defparam \rd[20]~output .open_drain_output = "false";
defparam \rd[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \rd[21]~output (
	.i(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[21]),
	.obar());
// synopsys translate_off
defparam \rd[21]~output .bus_hold = "false";
defparam \rd[21]~output .open_drain_output = "false";
defparam \rd[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \rd[22]~output (
	.i(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[22]),
	.obar());
// synopsys translate_off
defparam \rd[22]~output .bus_hold = "false";
defparam \rd[22]~output .open_drain_output = "false";
defparam \rd[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \rd[23]~output (
	.i(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[23]),
	.obar());
// synopsys translate_off
defparam \rd[23]~output .bus_hold = "false";
defparam \rd[23]~output .open_drain_output = "false";
defparam \rd[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \rd[24]~output (
	.i(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[24]),
	.obar());
// synopsys translate_off
defparam \rd[24]~output .bus_hold = "false";
defparam \rd[24]~output .open_drain_output = "false";
defparam \rd[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \rd[25]~output (
	.i(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[25]),
	.obar());
// synopsys translate_off
defparam \rd[25]~output .bus_hold = "false";
defparam \rd[25]~output .open_drain_output = "false";
defparam \rd[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \rd[26]~output (
	.i(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[26]),
	.obar());
// synopsys translate_off
defparam \rd[26]~output .bus_hold = "false";
defparam \rd[26]~output .open_drain_output = "false";
defparam \rd[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \rd[27]~output (
	.i(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[27]),
	.obar());
// synopsys translate_off
defparam \rd[27]~output .bus_hold = "false";
defparam \rd[27]~output .open_drain_output = "false";
defparam \rd[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \rd[28]~output (
	.i(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[28]),
	.obar());
// synopsys translate_off
defparam \rd[28]~output .bus_hold = "false";
defparam \rd[28]~output .open_drain_output = "false";
defparam \rd[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \rd[29]~output (
	.i(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[29]),
	.obar());
// synopsys translate_off
defparam \rd[29]~output .bus_hold = "false";
defparam \rd[29]~output .open_drain_output = "false";
defparam \rd[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \rd[30]~output (
	.i(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[30]),
	.obar());
// synopsys translate_off
defparam \rd[30]~output .bus_hold = "false";
defparam \rd[30]~output .open_drain_output = "false";
defparam \rd[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \rd[31]~output (
	.i(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd[31]),
	.obar());
// synopsys translate_off
defparam \rd[31]~output .bus_hold = "false";
defparam \rd[31]~output .open_drain_output = "false";
defparam \rd[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \a[14]~input (
	.i(a[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[14]~input_o ));
// synopsys translate_off
defparam \a[14]~input .bus_hold = "false";
defparam \a[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \a[15]~input (
	.i(a[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[15]~input_o ));
// synopsys translate_off
defparam \a[15]~input .bus_hold = "false";
defparam \a[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \we~input (
	.i(we),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\we~input_o ));
// synopsys translate_off
defparam \we~input .bus_hold = "false";
defparam \we~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \a[13]~input (
	.i(a[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[13]~input_o ));
// synopsys translate_off
defparam \a[13]~input .bus_hold = "false";
defparam \a[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N24
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3] (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3] = ( \a[13]~input_o  & ( (!\a[14]~input_o  & (!\a[15]~input_o  & \we~input_o )) ) )

	.dataa(!\a[14]~input_o ),
	.datab(!\a[15]~input_o ),
	.datac(gnd),
	.datad(!\we~input_o ),
	.datae(gnd),
	.dataf(!\a[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3] .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3] .lut_mask = 64'h0000000000880088;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LABCELL_X1_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h0303030333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h0000000033333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h0707070707070707;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h3333333300000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h00550055FFAAFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hFFFFFFFF30003000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h0F0F0F0F00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h33FF33FFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h050505050F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h0000000033333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h000000003F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hCFFFCFFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h000000007777FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h2222222222222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h0F0FFFFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE_q ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'hC000000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0008000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h5F5F5F5F00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N24
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 (
	.dataa(!\~GND~combout ),
	.datab(!\~GND~combout ),
	.datac(!\~GND~combout ),
	.datad(!\~GND~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .lut_mask = 64'h8000800080008000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 64'h44E444E44EEE4EEE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h0101111101011111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N0
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000000000003333;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N3
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datag(gnd),
	.cin(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FF0000000000;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N6
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(gnd),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N9
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FF0000000000;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N12
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N15
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datag(gnd),
	.cin(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FF0000000000;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N18
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N21
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datag(gnd),
	.cin(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FF0000000000;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N24
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~45 (
	.dataa(gnd),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.cout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N27
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~49 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datag(gnd),
	.cin(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.cout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .lut_mask = 64'h0000FF0000000000;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N30
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~53 (
	.dataa(gnd),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.cout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N33
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~57 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.cout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N36
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~61 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.cout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N39
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FF0000000000;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N42
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(gnd),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N45
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FF0000000000;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N0
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .lut_mask = 64'h0505050500000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ret~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ret~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ret~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ret~0 .lut_mask = 64'h5555555500000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ret~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ret~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .lut_mask = 64'h000000000010CCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~1 .lut_mask = 64'h0800080000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 .lut_mask = 64'h00000000FFFF0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h2020202000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 .lut_mask = 64'h0000000100000033;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N0
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ret~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~3 .lut_mask = 64'h000000000001CCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~6 .lut_mask = 64'h0202020200000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~1_combout ),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~7 .lut_mask = 64'h0000000100000033;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .lut_mask = 64'h1111111155005500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .lut_mask = 64'h3300200200000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000000000080000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h00330F3B0077FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N51
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 64'h0000000000500050;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N27
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 64'h00000000004C004C;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N58
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N42
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 .lut_mask = 64'h01010101FCFCFCFC;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N17
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N33
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 .lut_mask = 64'h00FF00FFEE00EE00;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N14
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N45
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 64'h11111111ECECECEC;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N59
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N24
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h0000000000440044;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N12
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~DUPLICATE_q ),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0 .lut_mask = 64'h5555555DFFFFFFFF;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N1
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N3
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datag(gnd),
	.cin(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FF0000000000;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N4
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N6
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(gnd),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N9
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N12
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N15
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N18
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N21
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datag(gnd),
	.cin(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FF0000000000;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N24
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~45 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.cout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N27
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~49 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datag(gnd),
	.cin(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.cout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .lut_mask = 64'h0000FF0000000000;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N30
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~53 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.cout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N33
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~57 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.cout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N36
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~61 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.cout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N39
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N42
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(gnd),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N45
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FF0000000000;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N47
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N43
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N40
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N37
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N34
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N31
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N28
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N25
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N22
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N19
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N16
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N13
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N10
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N7
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N18
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N57
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~8 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~8 .lut_mask = 64'h0000000000030010;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N45
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~7 .lut_mask = 64'h0F000F00AA00AA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~7_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8 .lut_mask = 64'h0030002000302000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N3
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0004000400040004;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y9_N58
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N0
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000000000003333;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .lut_mask = 64'h4400440044004400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~2 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~2 .lut_mask = 64'h0303000003030004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 .lut_mask = 64'h2200220000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 .lut_mask = 64'h0000000100000303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 64'h5050505000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .lut_mask = 64'h0F0F084C00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N48
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 64'h0003000300000000;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N0
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~0 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~0 .lut_mask = 64'h0000000002220222;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N45
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~0_combout ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 64'h3333333364646464;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N22
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N42
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~0_combout ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(gnd),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 .lut_mask = 64'h00FF00FF11CC11CC;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N40
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N51
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(gnd),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~0_combout ),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 .lut_mask = 64'h55AA55AA50AA50AA;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N35
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N12
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h0000000002020202;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N36
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0 .lut_mask = 64'h0F0F0F4FFFFFFFFF;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N1
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N3
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datag(gnd),
	.cin(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FF0000000000;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N4
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N6
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N7
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N9
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FF0000000000;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N12
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N15
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N18
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N21
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datag(gnd),
	.cin(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FF0000000000;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N24
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~45 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.cout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N27
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~49 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datag(gnd),
	.cin(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.cout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .lut_mask = 64'h0000FF0000000000;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N30
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~53 (
	.dataa(gnd),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.cout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N33
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~57 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datag(gnd),
	.cin(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.cout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .lut_mask = 64'h0000FF0000000000;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N36
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~61 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.cout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N39
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FF0000000000;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N42
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N45
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FF0000000000;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N47
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N43
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N40
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N37
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N34
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N31
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N28
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N25
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N22
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N19
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N17
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N13
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N10
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N54
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N15
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0000000000220022;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N49
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N21
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N9
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0000000000005050;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N22
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N3
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datag(gnd),
	.cin(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FF0000000000;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N6
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(gnd),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q ),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'h2225222520202020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h3232000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N48
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0 .lut_mask = 64'h0004000404040404;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N59
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N3
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 64'h0E0E0E0E5A5A5A5A;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N58
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N30
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 .lut_mask = 64'h3333333334343434;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N36
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N37
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N33
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 .lut_mask = 64'h55555555A8A8A8A8;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N52
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N15
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h0000000000440044;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N54
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0 .lut_mask = 64'h00FFFFFF10FFFFFF;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N7
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N9
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N10
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N12
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N15
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datag(gnd),
	.cin(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FF0000000000;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N18
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N21
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datag(gnd),
	.cin(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FF0000000000;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N24
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~45 (
	.dataa(gnd),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.cout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N27
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~49 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datag(gnd),
	.cin(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.cout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .lut_mask = 64'h0000FF0000000000;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N30
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~53 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.cout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N33
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~57 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datag(gnd),
	.cin(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.cout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .lut_mask = 64'h0000FF0000000000;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N36
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~61 (
	.dataa(gnd),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.cout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N37
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N34
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N31
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N28
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N25
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N22
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N19
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N16
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N13
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N48
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N6
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N51
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0000000000440044;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N49
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N0
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y9_N1
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N30
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N31
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N36
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N37
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~5_combout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~4_combout ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 64'h0A5F22220A5F7777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N33
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N34
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N3
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y9_N4
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N58
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N39
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N40
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~5_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .lut_mask = 64'h33330F0F555500FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N57
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N58
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N1
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y9_N43
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N7
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~5_combout ),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .lut_mask = 64'h0F550F55330033FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 .lut_mask = 64'hC0C0C0C000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 .lut_mask = 64'h0333032203110300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~4 .lut_mask = 64'h0A330A330A000A00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N46
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~5_combout ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~4_combout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 64'h272700552727AAFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N48
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N20
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N54
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y9_N55
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N16
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N36
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N37
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~5_combout ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~4_combout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N36
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 64'h0000111100000000;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N1
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N4
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N58
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y9_N52
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N3
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N4
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N3
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N4
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~5_combout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~4_combout ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .lut_mask = 64'h0A5F22220A5F7777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h00FE10FE00EE00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~4 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~4 .lut_mask = 64'h0033000000330004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N0
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 64'h0000000000440044;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N21
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0 .lut_mask = 64'h0004000400440044;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N45
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(gnd),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ),
	.datae(gnd),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 64'h00330033EECCEECC;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N50
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N12
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 (
	.dataa(gnd),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(gnd),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 .lut_mask = 64'h3333CCCC3030CCCC;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N17
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N42
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 (
	.dataa(gnd),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ),
	.datae(gnd),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 .lut_mask = 64'h0F0F0F0F0C3C0C3C;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N35
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N36
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h0000000000440044;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N30
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]~q ),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0 .lut_mask = 64'h01FFFFFF00FFFFFF;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y10_N47
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y10_N43
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y10_N40
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y10_N37
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y10_N34
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y10_N31
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y10_N28
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y10_N25
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y10_N22
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y10_N19
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y10_N16
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y10_N13
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y10_N10
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y10_N7
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y10_N4
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y10_N1
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y9_N49
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N24
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N25
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N1
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N36
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N37
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~5_combout ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~4_combout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 64'h202A252F707A757F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .lut_mask = 64'h0800080000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h0000AAAA0003AAAB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .lut_mask = 64'h0C0C0C1D0C0C0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~5 .lut_mask = 64'h0044A0E40044A0E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N57
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N24
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N26
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N27
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N24
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder (
	.dataa(gnd),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .lut_mask = 64'h3333333333333333;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N26
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N27
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N24
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder (
	.dataa(gnd),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .lut_mask = 64'h3333333333333333;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N26
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N9
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N0
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .lut_mask = 64'h5555555555555555;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N2
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~5_combout ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~4_combout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .lut_mask = 64'h202A707A252F757F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'hFE00EE000E00EE00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h0000000033333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'h0A0A0A0A28282828;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 .lut_mask = 64'h000F000F000FAAAF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~0 .lut_mask = 64'h0001000100010001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'h6600660060006000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0 .lut_mask = 64'h00000000CC00CC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h8888888880808080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~6 .lut_mask = 64'h0A0A0A0AA0A0A0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h0000F0701010E060;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~1 .lut_mask = 64'h5500550000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h2333000023CC0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [5]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'hCC00CC0000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'hFFCC0000FFCC0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 64'h2AAA2AAA95559555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 64'h80008000A222A222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .lut_mask = 64'h000033FF555577FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 64'h0505AF0504048C04;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h000F000F000C000C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'h2F5F2F5F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 64'h03FF00FF03FF10FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [5]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'hDC50DC50F0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .lut_mask = 64'hD10011001100D100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 .lut_mask = 64'h111111111F1F1F1F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'hF33FF33FF33FF33F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'h3F3F3F3FF3F3F3F3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'h3FF33FF33F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'h08F708F7FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 64'h0000000000010001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h0505050505050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'h74E474E408C408C4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000000000010;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0000000000000202;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'h550855086F006F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'hF00CF00C30003000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h0F000F550F880FDD;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .lut_mask = 64'h00000F0F0000FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'h66556655AA22AA22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h0F880FDD0F000F55;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h02130213CEDFCEDF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h0F0F0F0F00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h3333333300000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h2020707000500050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h00000000000020AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N18
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [3]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N8
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N42
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1 .lut_mask = 64'h100010001F0F1F0F;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N17
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N59
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N6
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h5566552250605020;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N10
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N12
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'h00EE00E0EE00EE00;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N31
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N54
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'h00FF11CC00F010C0;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N58
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N33
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'hAAAAAAA088888880;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N16
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N45
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'hF0F0F0F0A0A0A0A0;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N15
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TDIUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h00000F0F00000A0A;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N48
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 64'h04FF00FF00FF00FF;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N39
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 64'h0055227722772277;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N50
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N18
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [3]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h0011F0F10000F0F0;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N43
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N42
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h0000000000EE00EE;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N36
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'h08FF00FF00FF00FF;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N37
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N3
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(gnd),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(gnd),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h3030030330300303;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N24
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h00FC545400005454;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N25
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N54
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]~q ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]~q ),
	.datae(gnd),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'hFF00FF00FE00FE00;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N39
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 64'h0004000400040004;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N18
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3] (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3] = ( !\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( !\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ) ) ) )

	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3] .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3] .lut_mask = 64'h1111000000000000;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N57
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout  = ( \a[13]~input_o  & ( (!\a[14]~input_o  & !\a[15]~input_o ) ) )

	.dataa(!\a[14]~input_o ),
	.datab(!\a[15]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0 .lut_mask = 64'h0000000088888888;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y14_N51
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout  = ( !\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ) ) )

	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0 .lut_mask = 64'h00AA000000AA0000;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \wd[26]~input (
	.i(wd[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[26]~input_o ));
// synopsys translate_off
defparam \wd[26]~input .bus_hold = "false";
defparam \wd[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \a[2]~input (
	.i(a[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[2]~input_o ));
// synopsys translate_off
defparam \a[2]~input .bus_hold = "false";
defparam \a[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \a[3]~input (
	.i(a[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[3]~input_o ));
// synopsys translate_off
defparam \a[3]~input .bus_hold = "false";
defparam \a[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \a[4]~input (
	.i(a[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[4]~input_o ));
// synopsys translate_off
defparam \a[4]~input .bus_hold = "false";
defparam \a[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \a[5]~input (
	.i(a[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[5]~input_o ));
// synopsys translate_off
defparam \a[5]~input .bus_hold = "false";
defparam \a[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \a[6]~input (
	.i(a[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[6]~input_o ));
// synopsys translate_off
defparam \a[6]~input .bus_hold = "false";
defparam \a[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \a[7]~input (
	.i(a[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[7]~input_o ));
// synopsys translate_off
defparam \a[7]~input .bus_hold = "false";
defparam \a[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \a[8]~input (
	.i(a[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[8]~input_o ));
// synopsys translate_off
defparam \a[8]~input .bus_hold = "false";
defparam \a[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \a[9]~input (
	.i(a[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[9]~input_o ));
// synopsys translate_off
defparam \a[9]~input .bus_hold = "false";
defparam \a[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N35
cyclonev_io_ibuf \a[10]~input (
	.i(a[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[10]~input_o ));
// synopsys translate_off
defparam \a[10]~input .bus_hold = "false";
defparam \a[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \a[11]~input (
	.i(a[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[11]~input_o ));
// synopsys translate_off
defparam \a[11]~input .bus_hold = "false";
defparam \a[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \a[12]~input (
	.i(a[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[12]~input_o ));
// synopsys translate_off
defparam \a[12]~input .bus_hold = "false";
defparam \a[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[26]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 2;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 2;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X1_Y8_N30
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout  = \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]

	.dataa(gnd),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y8_N31
dffeas \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y10_N41
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y8_N12
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout  = \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]

	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y8_N13
dffeas \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N21
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w[3] (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3] = ( \a[13]~input_o  & ( (\a[14]~input_o  & (!\a[15]~input_o  & \we~input_o )) ) )

	.dataa(!\a[14]~input_o ),
	.datab(!\a[15]~input_o ),
	.datac(!\we~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w[3] .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w[3] .lut_mask = 64'h0000000004040404;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N57
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3] (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3] = ( \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// (\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & !\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]) ) ) )

	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3] .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3] .lut_mask = 64'h0000000000005500;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N54
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout  = ( \a[13]~input_o  & ( (\a[14]~input_o  & !\a[15]~input_o ) ) )

	.dataa(!\a[14]~input_o ),
	.datab(!\a[15]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0 .lut_mask = 64'h0000000044444444;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y14_N57
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout  = ( !\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ) ) )

	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0 .lut_mask = 64'h0055000000550000;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[26]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 2;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 2;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N33
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3] (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3] = ( !\a[13]~input_o  & ( (!\a[14]~input_o  & (!\a[15]~input_o  & \we~input_o )) ) )

	.dataa(!\a[14]~input_o ),
	.datab(!\a[15]~input_o ),
	.datac(!\we~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3] .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3] .lut_mask = 64'h0808080800000000;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N15
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3] (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3] = ( !\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & (!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )) ) )

	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(gnd),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3] .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3] .lut_mask = 64'h0808000008080000;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N45
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout  = ( !\a[13]~input_o  & ( (!\a[14]~input_o  & !\a[15]~input_o ) ) )

	.dataa(!\a[14]~input_o ),
	.datab(!\a[15]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0 .lut_mask = 64'h8888888800000000;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N27
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w[3] (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3] = ( !\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & ( 
// (!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & !\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]) ) )

	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w[3] .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w[3] .lut_mask = 64'h8888888800000000;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[26]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N0
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w[3] (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3] = ( \we~input_o  & ( \a[14]~input_o  & ( (!\a[15]~input_o  & !\a[13]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\a[15]~input_o ),
	.datac(!\a[13]~input_o ),
	.datad(gnd),
	.datae(!\we~input_o ),
	.dataf(!\a[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w[3] .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w[3] .lut_mask = 64'h000000000000C0C0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N39
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3] (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3] = ( \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & (\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & !\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15])) ) )

	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(gnd),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(gnd),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3] .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3] .lut_mask = 64'h0000000022002200;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N36
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout  = ( !\a[13]~input_o  & ( (\a[14]~input_o  & !\a[15]~input_o ) ) )

	.dataa(!\a[14]~input_o ),
	.datab(!\a[15]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0 .lut_mask = 64'h4444444400000000;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N48
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout  = (!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// (\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & !\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))

	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0 .lut_mask = 64'h2020202020202020;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[26]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 2;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 2;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N54
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 64'h0407C4C73437F4F7;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N51
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3] (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3] = ( \we~input_o  & ( !\a[14]~input_o  & ( (!\a[13]~input_o  & \a[15]~input_o ) ) ) )

	.dataa(!\a[13]~input_o ),
	.datab(gnd),
	.datac(!\a[15]~input_o ),
	.datad(gnd),
	.datae(!\we~input_o ),
	.dataf(!\a[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3] .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3] .lut_mask = 64'h00000A0A00000000;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N36
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3] (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3] = ( !\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & (\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15])) ) )

	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3] .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3] .lut_mask = 64'h0202020200000000;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N9
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout  = ( !\a[14]~input_o  & ( (!\a[13]~input_o  & \a[15]~input_o ) ) )

	.dataa(!\a[13]~input_o ),
	.datab(gnd),
	.datac(!\a[15]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0 .lut_mask = 64'h0A0A0A0A00000000;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y13_N39
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout  = ( !\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// !\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & ( \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] ) ) )

	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0 .lut_mask = 64'h5555000000000000;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \wd[31]~input (
	.i(wd[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[31]~input_o ));
// synopsys translate_off
defparam \wd[31]~input .bus_hold = "false";
defparam \wd[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[31]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 7;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 7;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N12
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w[3] (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3] = ( \we~input_o  & ( !\a[14]~input_o  & ( (\a[15]~input_o  & \a[13]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\a[15]~input_o ),
	.datac(!\a[13]~input_o ),
	.datad(gnd),
	.datae(!\we~input_o ),
	.dataf(!\a[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w[3] .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w[3] .lut_mask = 64'h0000030300000000;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N33
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3] (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3] = ( \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & ( (\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & !\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [14]) ) ) )

	.dataa(gnd),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3] .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3] .lut_mask = 64'h0000000000003030;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N18
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout  = ( \a[13]~input_o  & ( (!\a[14]~input_o  & \a[15]~input_o ) ) )

	.dataa(!\a[14]~input_o ),
	.datab(!\a[15]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0 .lut_mask = 64'h0000000022222222;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N24
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout  = (\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// (!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ))

	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0 .lut_mask = 64'h0404040404040404;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[31]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 7;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 7;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N27
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w[3] (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3] = ( \a[13]~input_o  & ( (\a[14]~input_o  & (\a[15]~input_o  & \we~input_o )) ) )

	.dataa(!\a[14]~input_o ),
	.datab(!\a[15]~input_o ),
	.datac(!\we~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w[3] .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w[3] .lut_mask = 64'h0000000001010101;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N9
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3] (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3] = ( \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & ( (\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(gnd),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3] .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3] .lut_mask = 64'h0000000000000303;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N30
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout  = ( \a[13]~input_o  & ( (\a[14]~input_o  & \a[15]~input_o ) ) )

	.dataa(!\a[14]~input_o ),
	.datab(!\a[15]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0 .lut_mask = 64'h0000000011111111;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y10_N54
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout  = ( \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]) ) )

	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0 .lut_mask = 64'h0000000011111111;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[31]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 7;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 7;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N39
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w[3] (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3] = ( !\a[13]~input_o  & ( (\a[14]~input_o  & (\a[15]~input_o  & \we~input_o )) ) )

	.dataa(!\a[14]~input_o ),
	.datab(!\a[15]~input_o ),
	.datac(!\we~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w[3] .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w[3] .lut_mask = 64'h0101010100000000;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y10_N24
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3] (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3] = ( !\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ) ) ) )

	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(gnd),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(gnd),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3] .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3] .lut_mask = 64'h0000000005050000;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N42
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout  = ( !\a[13]~input_o  & ( (\a[14]~input_o  & \a[15]~input_o ) ) )

	.dataa(!\a[14]~input_o ),
	.datab(!\a[15]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0 .lut_mask = 64'h1111111100000000;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y13_N27
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0_combout  = ( !\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  & ( 
// (\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]) ) )

	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(gnd),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0 .lut_mask = 64'h0505050500000000;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[31]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 7;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 7;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N48
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 64'h207025752A7A2F7F;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y9_N13
dffeas \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[31]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 7;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 7;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[31]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[31]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 7;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 7;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[31]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 7;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 7;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N51
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y14_N18
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 64'h05053535F5F53535;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N51
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]~q ),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3 .lut_mask = 64'h3333FFFF3337FFFF;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y14_N20
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \wd[30]~input (
	.i(wd[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[30]~input_o ));
// synopsys translate_off
defparam \wd[30]~input .bus_hold = "false";
defparam \wd[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[30]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 6;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 6;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[30]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 6;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 6;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[30]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 6;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 6;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[30]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 6;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 6;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X10_Y31_N24
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 64'h40434C4F70737C7F;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[30]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 6;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 6;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[30]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 6;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 6;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[30]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 6;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 6;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[30]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N24
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 64'h000F5353F0FF5353;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y14_N24
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(gnd),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 64'h11111B1BB1B1BBBB;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y14_N26
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \wd[29]~input (
	.i(wd[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[29]~input_o ));
// synopsys translate_off
defparam \wd[29]~input .bus_hold = "false";
defparam \wd[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[29]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 5;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 5;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[29]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 5;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 5;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[29]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 5;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 5;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[29]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 5;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 5;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X9_Y14_N3
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[29]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 5;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 5;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[29]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 5;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 5;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[29]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[29]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 5;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 5;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N6
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y14_N33
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(gnd),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 64'h111111BBBB11BBBB;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y14_N35
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \wd[28]~input (
	.i(wd[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[28]~input_o ));
// synopsys translate_off
defparam \wd[28]~input .bus_hold = "false";
defparam \wd[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X5_Y32_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[28]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 4;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 4;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y36_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[28]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 4;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 4;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[28]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 4;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 4;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y34_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[28]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 4;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 4;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X1_Y8_N39
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 64'h02520757A2F2A7F7;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[28]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 4;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 4;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y37_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[28]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 4;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 4;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[28]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[28]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 4;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 4;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N6
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 64'h0530F530053FF53F;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y14_N12
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 64'h05053535F5F53535;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y14_N14
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \wd[27]~input (
	.i(wd[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[27]~input_o ));
// synopsys translate_off
defparam \wd[27]~input .bus_hold = "false";
defparam \wd[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[27]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y33_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[27]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 3;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 3;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[27]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 3;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 3;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[27]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 3;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 3;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N6
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 64'h404C434F707C737F;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[27]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 3;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 3;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y38_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[27]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 3;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 3;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[27]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 3;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 3;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[27]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 3;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 3;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N0
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y14_N45
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datac(gnd),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 64'h11BB111111BBBBBB;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y14_N47
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[26]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 2;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 2;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y35_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[26]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 2;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 2;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[26]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 2;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 2;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[26]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 2;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 2;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N24
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 64'h0C0C44773F3F4477;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y14_N39
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datac(gnd),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 64'h553300335533FF33;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y14_N41
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \wd[25]~input (
	.i(wd[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[25]~input_o ));
// synopsys translate_off
defparam \wd[25]~input .bus_hold = "false";
defparam \wd[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[25]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[25]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[25]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[25]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N15
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[25]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[25]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[25]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[25]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N24
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 64'h3500350F35F035FF;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y14_N6
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.datad(gnd),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 64'h11111B1BBBBB1B1B;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y14_N8
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \wd[24]~input (
	.i(wd[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[24]~input_o ));
// synopsys translate_off
defparam \wd[24]~input .bus_hold = "false";
defparam \wd[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[24]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[24]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[24]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[24]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N51
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[24]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[24]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[24]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[24]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "RAM:RAM_inst3|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 0;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 8191;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 8;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X13_Y28_N24
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y14_N0
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.datad(gnd),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 64'h1B1B11111B1BBBBB;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y14_N2
dffeas \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N6
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]~q ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h202F0F0F00FF0F0F;
defparam \RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N57
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h0F550F550F550F55;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N8
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N54
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'h0F0F0A0A0C3C0828;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N3
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1 .lut_mask = 64'h00000F0F44440F0F;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N58
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N0
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'h33CC228830CC2088;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N32
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N6
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h00330022FCCCA888;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N11
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N33
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'hAAAA8888AAA08880;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N5
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N12
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(gnd),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h0A0A0A0A05050505;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N10
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N15
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h000000000F0C0F0C;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N30
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'hFFFF0000F0F00000;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N36
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 64'h0F0F0F0F0F8F0F0F;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N21
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 64'h111B111B11BB11BB;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N38
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N42
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h00100010FFFF0010;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N20
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N18
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h0000000000EE00EE;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N48
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'h55D5555555555555;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N49
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N24
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h4440777000003330;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N25
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N3
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 64'h0000000002020202;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N12
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3] (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3] = ( !\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( (\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15])) ) )

	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(gnd),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3] .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3] .lut_mask = 64'h0101000001010000;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N42
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0_combout  = ( \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( (!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [13] & \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]) ) )

	.dataa(gnd),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(gnd),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0 .lut_mask = 64'h00000C0C00000C0C;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \wd[8]~input (
	.i(wd[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[8]~input_o ));
// synopsys translate_off
defparam \wd[8]~input .bus_hold = "false";
defparam \wd[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[8]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N54
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3] (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3] = ( \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & ( (!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15])) ) )

	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3] .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3] .lut_mask = 64'h0000000008080808;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N39
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout  = ( \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & !\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]) ) )

	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0 .lut_mask = 64'h00000000A0A0A0A0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[8]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N9
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3] (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3] = ( !\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & ( 
// (\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]) ) ) )

	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3] .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3] .lut_mask = 64'h0000000011110000;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N3
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout  = ( \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]) ) )

	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0 .lut_mask = 64'h0000000022222222;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[8]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N6
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout  = \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]

	.dataa(gnd),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N7
dffeas \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N51
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3] (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3] = ( \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( (\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )) ) )

	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3] .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3] .lut_mask = 64'h0000000001010101;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N18
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout  = ( \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]) ) )

	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0 .lut_mask = 64'h0000000011111111;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[8]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N36
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout  = \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]

	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N37
dffeas \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N48
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 64'h335533550F000FFF;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N30
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'hFFFF0000FEFE0000;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N21
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3] (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3] = ( !\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( (!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )) ) )

	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3] .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3] .lut_mask = 64'h0202020200000000;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N0
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout  = (!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & !\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))

	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0 .lut_mask = 64'h2020202020202020;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[8]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N27
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3] (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3] = ( !\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( (\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )) ) )

	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3] .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3] .lut_mask = 64'h0101010100000000;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N24
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout  = (\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & !\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))

	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0 .lut_mask = 64'h1010101010101010;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[8]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N36
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3] (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3] = ( \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & ( (!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & !\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15])) ) )

	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3] .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3] .lut_mask = 64'h0000000080808080;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N30
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w[3] (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3] = ( !\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( (!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [13] & !\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]) ) )

	.dataa(gnd),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(gnd),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w[3] .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w[3] .lut_mask = 64'hC0C00000C0C00000;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[8]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N48
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3] (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3] = ( \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & ( (\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & !\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15])) ) )

	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3] .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3] .lut_mask = 64'h0000000040404040;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N57
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout  = ( !\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// (\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & !\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]) ) )

	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0 .lut_mask = 64'h5050505000000000;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[8]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N39
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .lut_mask = 64'h0503F50305F3F5F3;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \wd[9]~input (
	.i(wd[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[9]~input_o ));
// synopsys translate_off
defparam \wd[9]~input .bus_hold = "false";
defparam \wd[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[9]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[9]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[9]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[9]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N54
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 64'h050305F3F503F5F3;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \wd[10]~input (
	.i(wd[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[10]~input_o ));
// synopsys translate_off
defparam \wd[10]~input .bus_hold = "false";
defparam \wd[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[10]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[10]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 2;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 2;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[10]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 2;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 2;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[10]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 2;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 2;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N54
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N19
dffeas \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \wd[12]~input (
	.i(wd[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[12]~input_o ));
// synopsys translate_off
defparam \wd[12]~input .bus_hold = "false";
defparam \wd[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X76_Y1_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[12]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 4;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 4;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[12]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 4;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 4;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[12]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 4;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 4;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y1_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[12]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 4;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 4;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N18
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 64'h000F3535F0FF3535;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \wd[13]~input (
	.i(wd[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[13]~input_o ));
// synopsys translate_off
defparam \wd[13]~input .bus_hold = "false";
defparam \wd[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X76_Y2_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[13]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 5;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 5;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[13]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 5;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 5;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[13]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 5;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 5;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[13]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 5;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 5;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N42
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 64'h30053F0530F53FF5;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \wd[14]~input (
	.i(wd[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[14]~input_o ));
// synopsys translate_off
defparam \wd[14]~input .bus_hold = "false";
defparam \wd[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[14]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 6;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 6;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[14]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 6;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 6;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[14]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 6;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 6;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[14]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 6;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 6;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N39
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 64'h270027AA275527FF;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \wd[15]~input (
	.i(wd[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[15]~input_o ));
// synopsys translate_off
defparam \wd[15]~input .bus_hold = "false";
defparam \wd[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[15]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 7;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 7;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[15]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[15]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 7;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 7;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[15]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 7;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 7;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N0
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 64'h353500F035350FFF;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[15]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 7;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 7;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[15]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 7;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 7;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[15]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 7;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 7;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[15]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 7;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 7;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N9
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 64'h22220A5F77770A5F;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N3
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 64'h22220F0F77770F0F;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N18
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~0_combout ),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3 .lut_mask = 64'h777777777777777F;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N5
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[14]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 6;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 6;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[14]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[14]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 6;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 6;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[14]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 6;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 6;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N6
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 64'h303F5050303F5F5F;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N24
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datad(gnd),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 64'h11110F0FDDDD0F0F;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N35
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[13]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 5;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 5;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[13]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[13]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 5;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 5;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[13]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 5;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 5;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N48
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N12
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 64'h03470347CF47CF47;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N12
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N14
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[12]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[12]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 4;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 4;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y5_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[12]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 4;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 4;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y4_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[12]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 4;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 4;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N12
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 64'h404C707C434F737F;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N15
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(gnd),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 64'h030003FFF300F3FF;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N14
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \wd[11]~input (
	.i(wd[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[11]~input_o ));
// synopsys translate_off
defparam \wd[11]~input .bus_hold = "false";
defparam \wd[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[11]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 3;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 3;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[11]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 3;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 3;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y3_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[11]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 3;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 3;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[11]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 3;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 3;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N0
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 64'h3500350F35F035FF;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[11]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 3;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 3;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y6_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[11]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 3;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 3;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[11]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y7_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[11]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 3;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 3;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N24
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 64'h0407C4C73437F4F7;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N18
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(gnd),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 64'h00330F0FCCFF0F0F;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N20
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[10]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 2;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 2;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[10]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 2;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 2;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[10]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 2;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 2;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y8_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[10]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 2;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 2;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N0
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 64'h407043734C7C4F7F;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N39
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(gnd),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 64'h505033335F5F3333;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N41
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[9]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[9]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[9]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[9]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "RAM:RAM_inst1|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 1;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 8;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N0
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 64'h4444777703CF03CF;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N9
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(gnd),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 64'h0033FF3355335533;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N39
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N41
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N18
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.datad(gnd),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 64'h0C0C3F3F44447777;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N50
dffeas \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N6
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h20000F0F7F5F0F0F;
defparam \RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N36
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h03030303F3F3F3F3;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N20
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N24
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 64'h003300335F335F33;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N24
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1 .lut_mask = 64'h000033000F0F0F0F;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N59
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N36
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'h00FF00CCFA00C800;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N32
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N33
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'hF0F0A0A0F0C0A080;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N40
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N18
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h00FF00AA33C02280;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N23
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N54
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'h0F0F0C0C0A5A0848;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N58
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N39
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h1110111011101110;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N45
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'hAA88AA88AA88AA88;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N12
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 64'h0F0F0F0F0F8F0F0F;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N14
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N6
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h00AA00AA03AB00AA;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N44
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N42
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h0054005400540054;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N48
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'h55D5555555555555;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N49
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N22
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N27
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h00000000F00FF00F;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N0
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h0504F5C405040504;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N1
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N12
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout  = \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]

	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N13
dffeas \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N27
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 64'h0101000001010000;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N33
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3] (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3] = ( \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & ( (\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// (!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & !\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15])) ) )

	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3] .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3] .lut_mask = 64'h0000000044004400;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N12
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0_combout  = ( !\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0 .lut_mask = 64'h00F000F000000000;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \wd[17]~input (
	.i(wd[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[17]~input_o ));
// synopsys translate_off
defparam \wd[17]~input .bus_hold = "false";
defparam \wd[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[17]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N51
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3] (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3] = ( \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & ( (\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// (\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & !\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15])) ) )

	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3] .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3] .lut_mask = 64'h0000000011001100;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N0
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3]~0 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3]~0_combout  = (\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [14] & !\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))

	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3]~0 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3]~0 .lut_mask = 64'h1010101010101010;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[17]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N39
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout  = \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]

	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N40
dffeas \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N39
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3] (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3] = ( \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & ( (!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// (\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & !\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15])) ) )

	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3] .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3] .lut_mask = 64'h0000000022002200;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N48
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3]~0 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3]~0_combout  = (\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [13] & !\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))

	.dataa(gnd),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3]~0 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3]~0 .lut_mask = 64'h3000300030003000;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[17]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N30
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3] (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3] = ( \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & ( (!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// (!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & !\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15])) ) )

	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3] .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3] .lut_mask = 64'h0000000080808080;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N12
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w[3] (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3] = ( !\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( !\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [14] & ( !\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] ) ) )

	.dataa(gnd),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w[3] .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w[3] .lut_mask = 64'hCCCC000000000000;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[17]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N6
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 64'h00275527AA27FF27;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N51
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout  = \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N52
dffeas \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \wd[18]~input (
	.i(wd[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[18]~input_o ));
// synopsys translate_off
defparam \wd[18]~input .bus_hold = "false";
defparam \wd[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[18]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 2;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 2;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[18]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[18]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 2;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 2;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[18]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 2;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 2;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N0
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N9
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3] (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3] = ( \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & ( (\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// (\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15])) ) )

	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3] .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3] .lut_mask = 64'h0000000000110011;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N45
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3]~0 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3]~0_combout  = ( \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( (\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15] & \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3]~0 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3]~0 .lut_mask = 64'h00000000000F000F;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[18]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 2;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 2;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N6
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3] (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3] = ( \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & ( (!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15])) ) )

	.dataa(gnd),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3] .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3] .lut_mask = 64'h00000000000C000C;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N3
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3]~0 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3]~0_combout  = (\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [14] & \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))

	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3]~0 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3]~0 .lut_mask = 64'h0044004400440044;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[18]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 2;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 2;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N21
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3] (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3] = ( \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & ( (!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// (!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15])) ) )

	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3] .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3] .lut_mask = 64'h0000000000880088;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N36
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout  = (!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))

	.dataa(gnd),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0 .lut_mask = 64'h00C000C000C000C0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[18]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 2;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 2;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N18
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3] (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3] = ( \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & ( (!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// (\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15])) ) )

	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3] .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3] .lut_mask = 64'h0000000002020202;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N12
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout  = ( !\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// (\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]) ) )

	.dataa(gnd),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0 .lut_mask = 64'h0303000003030000;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[18]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 2;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 2;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N42
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N30
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'hFFFEFFFE00000000;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \wd[20]~input (
	.i(wd[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[20]~input_o ));
// synopsys translate_off
defparam \wd[20]~input .bus_hold = "false";
defparam \wd[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[20]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 4;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 4;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[20]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 4;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 4;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[20]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 4;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 4;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[20]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N30
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 64'h0505F5F503F303F3;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[20]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 4;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 4;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[20]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 4;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 4;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[20]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 4;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 4;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[20]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 4;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 4;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N12
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \wd[21]~input (
	.i(wd[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[21]~input_o ));
// synopsys translate_off
defparam \wd[21]~input .bus_hold = "false";
defparam \wd[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[21]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 5;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 5;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[21]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 5;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 5;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[21]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 5;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 5;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[21]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 5;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 5;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N36
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 64'h04C407C734F437F7;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \wd[22]~input (
	.i(wd[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[22]~input_o ));
// synopsys translate_off
defparam \wd[22]~input .bus_hold = "false";
defparam \wd[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[22]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 6;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 6;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[22]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 6;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 6;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[22]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 6;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 6;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[22]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 6;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 6;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N36
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 64'h5353000F5353F0FF;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[22]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 6;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 6;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[22]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[22]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 6;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 6;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[22]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 6;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 6;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N54
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \wd[23]~input (
	.i(wd[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[23]~input_o ));
// synopsys translate_off
defparam \wd[23]~input .bus_hold = "false";
defparam \wd[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[23]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 7;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 7;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[23]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 7;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 7;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[23]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 7;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 7;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[23]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 7;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 7;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N0
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 64'h440344CF770377CF;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[23]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 7;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 7;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[23]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 7;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 7;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[23]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 7;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 7;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[23]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N48
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 64'h03034477CFCF4477;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N57
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.datad(gnd),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 64'h03035555CFCF5555;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N16
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N54
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3 .lut_mask = 64'h5F5F5F5F5F5F5F7F;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N59
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N42
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 64'h1D001D001DFF1DFF;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N44
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[21]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[21]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 5;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 5;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[21]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 5;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 5;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[21]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 5;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 5;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N9
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 64'h227722770505AFAF;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N15
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 64'h025702578ADF8ADF;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y17_N17
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N12
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y17_N14
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \wd[19]~input (
	.i(wd[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[19]~input_o ));
// synopsys translate_off
defparam \wd[19]~input .bus_hold = "false";
defparam \wd[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[19]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 3;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 3;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[19]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 3;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 3;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[19]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 3;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 3;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[19]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 3;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 3;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N54
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 64'h335533550F000FFF;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[19]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 3;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 3;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[19]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 3;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 3;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[19]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[19]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 3;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 3;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N48
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 64'h0350F350035FF35F;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N21
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 64'h03F303F355555555;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y17_N23
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y17_N24
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 64'h503050305F3F5F3F;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y17_N26
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[17]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[17]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[17]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[17]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N51
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N15
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 64'h440F440F770F770F;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N17
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \wd[16]~input (
	.i(wd[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[16]~input_o ));
// synopsys translate_off
defparam \wd[16]~input .bus_hold = "false";
defparam \wd[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[16]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[16]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[16]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[16]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N39
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[16]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[16]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[16]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[16]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,vcc,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "RAM:RAM_inst2|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 0;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 8191;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 8;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N51
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 64'h02075257A2A7F2F7;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N24
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 64'h0055CC553355FF55;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N26
dffeas \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N18
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q ),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h40000F0F7F3F0F0F;
defparam \RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N9
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N44
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N48
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'h32323200323232C8;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N57
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1 .lut_mask = 64'h00000A0A33333333;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N52
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N3
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'hF0F0A0A0F0C0A080;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N22
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N18
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'h6666606066226020;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N1
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N24
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h11111100EAEAEA00;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N28
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N6
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(gnd),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h0C0C0C0C03030303;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N33
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h000000000E0E0E0E;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N9
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'hAAAAAAAAAA00AA00;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N36
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 64'h0F0F0F8F0F0F0F0F;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N36
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 64'h0505555500FF00FF;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N38
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N42
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h01FF010100FF0000;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N32
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N30
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h0000000000EE00EE;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N54
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'h0F8F0F0F0F0F0F0F;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N56
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N12
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h00E00EEE00000E0E;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N9
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~feeder (
	.dataa(gnd),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~feeder .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N10
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N40
dffeas \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N39
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N42
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N45
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FF0000000000;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N47
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N43
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N12
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 64'h0000000004040404;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N42
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3] (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3] = ( !\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( (!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3] .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3] .lut_mask = 64'h0808080800000000;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N6
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0_combout  = ( !\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & !\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0 .lut_mask = 64'h8888888800000000;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \wd[1]~input (
	.i(wd[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[1]~input_o ));
// synopsys translate_off
defparam \wd[1]~input .bus_hold = "false";
defparam \wd[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[1]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X3_Y6_N13
dffeas \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N18
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3] (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3] = ( \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( (\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// (!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3] .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3] .lut_mask = 64'h0000000004040404;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N54
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & !\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0 .lut_mask = 64'h0000000044444444;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[1]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N57
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0_combout  = ( !\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( (\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [13] & !\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0 .lut_mask = 64'h4444444400000000;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[1]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N45
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3] (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3] = ( !\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( (\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3] .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3] .lut_mask = 64'h0404040400000000;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N24
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout  = (!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// (!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]))

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0 .lut_mask = 64'h0808080808080808;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[1]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N6
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 64'h202570752A2F7A7F;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N39
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3] (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3] = ( !\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( (\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(gnd),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3] .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3] .lut_mask = 64'h0005000500000000;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N21
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0 .lut_mask = 64'h0000000022222222;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \wd[3]~input (
	.i(wd[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[3]~input_o ));
// synopsys translate_off
defparam \wd[3]~input .bus_hold = "false";
defparam \wd[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[3]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 3;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 3;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N48
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3] (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3] = ( \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( (\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// (!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )) ) )

	.dataa(gnd),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3] .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3] .lut_mask = 64'h0000000000300030;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N9
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout  = ( !\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0 .lut_mask = 64'h1111111100000000;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[3]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 3;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 3;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N12
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3] (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3] = ( !\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( (\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & !\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3] .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3] .lut_mask = 64'h1010101000000000;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N30
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0_combout  = ( !\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0 .lut_mask = 64'h2222222200000000;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[3]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 3;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 3;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N51
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3] (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3] = ( \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( (\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// (\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3] .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3] .lut_mask = 64'h0000000001010101;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N3
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// (\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0 .lut_mask = 64'h0000000005050505;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[3]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 3;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 3;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N27
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 64'h05AF222205AF7777;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \wd[4]~input (
	.i(wd[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[4]~input_o ));
// synopsys translate_off
defparam \wd[4]~input .bus_hold = "false";
defparam \wd[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[4]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 4;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 4;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[4]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[4]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 4;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 4;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[4]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 4;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 4;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N33
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 64'h028A139B46CE57DF;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N58
dffeas \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N0
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'hF0F0F0F0F0E0F0E0;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \wd[5]~input (
	.i(wd[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[5]~input_o ));
// synopsys translate_off
defparam \wd[5]~input .bus_hold = "false";
defparam \wd[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[5]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 5;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 5;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[5]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 5;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 5;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[5]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 5;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 5;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[5]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N24
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[5]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 5;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 5;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[5]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 5;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 5;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[5]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 5;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 5;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[5]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 5;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 5;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N6
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 64'h0350F350035FF35F;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \wd[6]~input (
	.i(wd[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[6]~input_o ));
// synopsys translate_off
defparam \wd[6]~input .bus_hold = "false";
defparam \wd[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X5_Y1_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[6]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 6;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 6;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[6]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 6;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 6;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[6]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 6;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 6;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[6]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 6;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 6;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N24
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 64'h0F0F3333555500FF;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[6]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 6;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 6;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[6]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 6;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 6;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[6]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[6]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 6;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 6;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N39
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 64'h05AF222205AF7777;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \wd[7]~input (
	.i(wd[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[7]~input_o ));
// synopsys translate_off
defparam \wd[7]~input .bus_hold = "false";
defparam \wd[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[7]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 7;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 7;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[7]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[7]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 7;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 7;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[7]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 7;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 7;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N48
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[7]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 7;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 7;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[7]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 7;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 7;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[7]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 7;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 7;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X6_Y3_N38
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[7]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 7;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 7;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N24
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 64'h050305F3F503F5F3;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N15
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 64'h038B038B47CF47CF;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N18
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3 .lut_mask = 64'h0001FFFFFFFFFFFF;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N17
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N12
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 64'h048C048C37BF37BF;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N14
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N18
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.datad(gnd),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 64'h08084C4C3B3B7F7F;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N20
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[4]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 4;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 4;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[4]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 4;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 4;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[4]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 4;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 4;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[4]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 4;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 4;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N6
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N3
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 64'h535353530303F3F3;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N5
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[3]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 3;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 3;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[3]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 3;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 3;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[3]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[3]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 3;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 3;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N51
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N54
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 64'h0F330F3355335533;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N56
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \wd[2]~input (
	.i(wd[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[2]~input_o ));
// synopsys translate_off
defparam \wd[2]~input .bus_hold = "false";
defparam \wd[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[2]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 2;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 2;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[2]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 2;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 2;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[2]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 2;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 2;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[2]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 2;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 2;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N12
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 64'h0505F5F503F303F3;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[2]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 2;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 2;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[2]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 2;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 2;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[2]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[2]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 2;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 2;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N15
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N39
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.datad(gnd),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 64'h1111DDDD1D1D1D1D;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N41
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[1]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[1]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[1]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[1]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N54
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 64'h0505303FF5F5303F;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N30
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 64'h553355330F330F33;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N32
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \wd[0]~input (
	.i(wd[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[0]~input_o ));
// synopsys translate_off
defparam \wd[0]~input .bus_hold = "false";
defparam \wd[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode888w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode888w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode978w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[0]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode861w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode861w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[0]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode898w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode898w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode989w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[0]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode878w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[0]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N48
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .lut_mask = 64'h0C0C44773F3F4477;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode908w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[0]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode918w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode918w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1011w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[0]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode928w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode928w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1022w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[0]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode938w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode938w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1033w[3]~0_combout ),
	.ena1(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\wd[0]~input_o }),
	.portaaddr({\a[12]~input_o ,\a[11]~input_o ,\a[10]~input_o ,\a[9]~input_o ,\a[8]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~DUPLICATE_q ,\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "RAM:RAM_inst0|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|altsyncram_lre2:altsyncram1|ALTSYNCRAM";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 0;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 8191;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 65536;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 8;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N3
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 64'h22770A0A22775F5F;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N51
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 64'h353535350505F5F5;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N53
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N42
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h202F0F0F00FF0F0F;
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux16~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~DUPLICATE_q ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datag(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux16~0 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux16~0 .lut_mask = 64'h27330A3327335F33;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'hCCCDFFFFDCDDFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N41
dffeas \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N33
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3] (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3] = ( \RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & ( (\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// (!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & !\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3] .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3] .lut_mask = 64'h0000000040404040;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode878w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N50
dffeas \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N39
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout  = ( \a[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N41
dffeas \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y20_N3
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout )))) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout )))) ) ) ) # ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) 
// ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) 
// ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1 .lut_mask = 64'h0350F350035FF35F;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N12
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder_combout  = ( \a[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N14
dffeas \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .is_wysiwyg = "true";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N24
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout )) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ))) ) ) ) # ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  & ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ))) ) ) ) # ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ) ) 
// ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ) ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N54
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout  ) ) ) # ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N12
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout )) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & ( (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ) ) ) ) # ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout )) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & ( (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  & !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1]) ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1 .lut_mask = 64'h505003F35F5F03F3;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N27
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  & ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout )))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) 
// ) ) ) # ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  & !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout 
// ))) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout )))) ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h3500350F35F035FF;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N6
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout  & ( 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout ) ) ) # ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout  & ( (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout  & 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2 .lut_mask = 64'h303030303F3F3F3F;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N36
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout )))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) ) ) ) # ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  & ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout 
// )))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout 
// )))) ) ) ) # ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) 
// ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout )))) ) 
// ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h024613578ACE9BDF;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N18
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ) ) ) 
// ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ) ) ) ) # ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout )) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ))) ) ) ) # ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ))) ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1 .lut_mask = 64'h447744770303CFCF;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N24
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout  ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout  ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2 .lut_mask = 64'h0F0F0F0F55555555;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N6
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout )) ) ) ) # ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout )) ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h3535000F3535F0FF;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N24
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ) ) ) 
// ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  & \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ))) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout )) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ))) ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h55335533000FFF0F;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N45
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout  ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) ) # ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2 .lut_mask = 64'h00005555AAAAFFFF;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N24
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout )))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ))) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout )))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) ) # ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ))) 
// ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) 
// ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h30053F0530F53FF5;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N48
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  & ( ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  & ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout )))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout )))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1])))) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout )))) ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h02A207A752F257F7;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N54
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout  & ( 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) ) # ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N30
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout )) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ) ) ) ) # ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout )) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ) ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h000F3535F0FF3535;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N12
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  & ( ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  & ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout )))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout )))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1])))) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout )))) ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h04C407C734F437F7;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N51
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout  ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout  ) )

	.dataa(gnd),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2 .lut_mask = 64'h333333330F0F0F0F;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N18
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout )) ) ) ) # ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout )) ) ) ) # ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ) ) 
// ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ) ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N48
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout )) ) ) ) # ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout )) ) ) ) # ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ) ) ) 
// ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  & !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h330033FF0F550F55;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N39
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout  & ( 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout ) ) ) # ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout  & ( (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout  & 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2 .lut_mask = 64'h5500550055FF55FF;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N48
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ) ) ) 
// ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  & ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout )) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout )) ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h03F303F30505F5F5;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N24
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ) ) ) 
// ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  & ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ) ) ) ) # ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout )) ) ) ) # ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout )) ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N54
cyclonev_lcell_comb \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout  & ( 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ) ) ) # ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout  & ( (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout  & 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2 .lut_mask = 64'h303030303F3F3F3F;
defparam \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N18
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ))) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ) ) ) ) # ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ))) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout 
// ) ) ) )

	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1 .lut_mask = 64'h03034477CFCF4477;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N51
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  = ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  & ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout )))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) 
// # (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ))) ) ) ) # ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  & ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout )))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  & ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  & \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ))) 
// ) ) ) # ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  & ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  & \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) 
// ) )

	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h0530053FF530F53F;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N0
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2_combout  = ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ( 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout ) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) ) # ( 
// !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N42
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout )) ) ) ) # ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  & ( (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  & \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0]) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout )) ) ) )

	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h3355000F3355FF0F;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N51
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout  = ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & ( ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout )))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout )))) 
// ) ) ) # ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) ) 
// ) ) # ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout )) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ))))) ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N39
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2_combout  = ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout ) ) ) # ( 
// !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout  & ( (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N6
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout  = ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout )))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout )) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ))))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) ) ) ) # ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & ( 
// !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ))))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) 
// ) ) ) # ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout )) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ))))) ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N24
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout  = ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  & ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ))) ) ) ) # ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  & ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  & \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ))) ) ) ) # ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  & ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout 
// )))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  & ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0])))) ) ) ) # ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  & ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  & ( 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout )))) ) ) )

	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h0035F0350F35FF35;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N51
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2_combout  = ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout  & ( 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout ) ) ) # ( 
// !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout  & ( (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout  & 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2 .lut_mask = 64'h303030303F3F3F3F;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N18
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout  = ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  & ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  & ( ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  & ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  & !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout 
// ))) ) ) ) # ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  & ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout )))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) 
// ) ) ) # ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  & ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout )))) ) ) )

	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h350035F0350F35FF;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y7_N48
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout  = ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  & ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout )))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  & ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) 
// ) ) ) # ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  & ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout )))) 
// ) ) ) # ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  & ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout )) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ))))) ) ) )

	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h5300530F53F053FF;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N24
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2_combout  = ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout ) ) ) # ( 
// !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout  & ( (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout  & 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) )

	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2 .lut_mask = 64'h05050505F5F5F5F5;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N18
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  & ( (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1]) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout )) ) ) ) # ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout )) ) ) )

	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h353500F035350FFF;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N15
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout  = ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout )))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout )) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ))))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( 
// !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ))))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1])))) ) ) ) # ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout )) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ))))) ) ) )

	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h5030503F5F305F3F;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N54
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2_combout  = ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout ) ) ) # ( 
// !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout  & ( (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N51
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout  = ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  & ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  & ( ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  & ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout )))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) ) # ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  & ( 
// !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout )))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0])))) ) ) ) # ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  & ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout )))) ) ) )

	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h3050305F3F503F5F;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N42
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout  = ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout )) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ))) ) ) ) # ( 
// !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ))) ) ) ) # ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) 
// ) # ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ) ) ) )

	.dataa(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h00CC33FF47474747;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N54
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2_combout  = ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout ) ) ) # ( 
// !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout  & ( (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N18
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout  = ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  & ( ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ))) 
// ) ) ) # ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout )))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) 
// ) ) ) # ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout )))) ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N48
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout  = ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  & ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout )))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) ) ) ) # ( 
// !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  & ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) 
// ) ) ) # ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  & ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout 
// )))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout 
// )))) ) ) ) # ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  & ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout )))) ) 
// ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h02468ACE13579BDF;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N24
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout  ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout  & ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout  ) ) ) # ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout  & ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N6
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout  = ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  & ( ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout )))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout )) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ))))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) ) ) ) # ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( 
// !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ))))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) 
// ) ) ) # ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout )) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ))))) ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N24
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout  = ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  & ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  & ( ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  & ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout )))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0]))) ) ) ) # ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  & ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ))) ) 
// ) ) # ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  & ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout )))) ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ),
	.datad(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ),
	.datae(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h048C26AE159D37BF;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N0
cyclonev_lcell_comb \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout  ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout  & ( \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout  ) ) ) # ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( !\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout  & ( 
// \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.dataf(!\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \RAM_inst1|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N36
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ))) ) ) ) # ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  & ( (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  & \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1]) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ))) ) ) )

	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h5533000F5533FF0F;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N30
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout )) ) ) ) # ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & ( (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout )) ) ) )

	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1 .lut_mask = 64'h11DD030311DDCFCF;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N3
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout  ) )

	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2 .lut_mask = 64'h0F0F55550F0F5555;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y19_N30
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ))) ) ) ) # ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & ( (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0]) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ))) ) ) )

	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1 .lut_mask = 64'h550F0033550FFF33;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y19_N24
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout  = ( \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  & ( ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout )))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout 
// )))) ) ) ) # ( \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  & !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) 
// ) ) ) # ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout )) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ))))) ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h270027AA275527FF;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y19_N48
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2_combout  = ( \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout  & ( 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout ) ) ) # ( 
// !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout  & ( (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout  & 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2 .lut_mask = 64'h303030303F3F3F3F;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y19_N0
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout  = ( \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout )))) ) ) ) # ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) ) # ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout )))) 
// ) ) ) # ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  & ( 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout )) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ))))) ) ) )

	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1 .lut_mask = 64'h00530F53F053FF53;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y19_N42
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout )) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  & ( (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ) ) ) ) # ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout )) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  & ( (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  & !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0]) ) ) )

	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h33000F5533FF0F55;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y19_N57
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2_combout  = ( \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout  & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout  ) ) # ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout  & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout  & ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) ) # ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout  & ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout  & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y18_N15
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout  = ( \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ) ) ) 
// ) # ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ) ) ) ) # ( \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout )) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ))) ) ) ) # ( 
// !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ))) ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h227722770505AFAF;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y19_N36
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout  = ( \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) 
// # (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout )))) ) ) ) # ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout )))) ) ) ) # ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  & \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) 
// ) ) ) # ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  & \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) 
// ) ) )

	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h500350F35F035FF3;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y19_N6
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2_combout  = ( \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout  & ( 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout ) ) ) # ( 
// !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout  & ( (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout  & 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(gnd),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2 .lut_mask = 64'h30303F3F30303F3F;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N3
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout  = ( \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout )))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout )) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ))))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( 
// !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ))))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1])))) ) ) ) # ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout )) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ))))) ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h220A770A225F775F;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N24
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ))) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  & ( (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ) ) ) ) # ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ))) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  & ( (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  & !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1]) ) ) )

	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h44440C3F77770C3F;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N21
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2_combout  = ( \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout  & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout  ) ) # ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout  & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout  & ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) ) # ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout  & ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout  & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N0
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout )) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ) ) ) ) # ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout )) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  & \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0]) ) ) )

	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h00330F55FF330F55;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N36
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  & ( (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout )) ) ) ) # ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  & ( (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  & !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1]) ) ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout )) ) ) )

	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h03CF444403CF7777;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N21
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2_combout  = ( \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) # ( \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout  & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout  ) ) ) # ( 
// !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout  ) ) )

	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2 .lut_mask = 64'h555555550000FFFF;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N12
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout  = ( \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout )) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ))) ) ) ) # ( 
// !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ))) ) ) ) # ( \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) 
// ) # ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ) ) ) )

	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h0C0C3F3F44774477;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N36
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout  = ( \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ) ) ) 
// ) # ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  & \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ))) ) ) ) # ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout )) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ))) ) ) )

	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h550F550F0033FF33;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N6
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout  ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout  ) )

	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2 .lut_mask = 64'h0F0F0F0F55555555;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N24
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout  = ( \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout )))) ) ) ) # ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout )))) ) ) ) # ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  & ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) 
// ) ) ) # ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  & ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) 
// ) )

	.dataa(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h500350F35F035FF3;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N33
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout  = ( \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) 
// # (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout )))) ) ) ) # ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  & (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout )))) ) ) ) # ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  & ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout )))) 
// ) ) ) # ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  & ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  & (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout )))) ) 
// ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ),
	.datae(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h20252A2F70757A7F;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N18
cyclonev_lcell_comb \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2_combout  = ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout  ) ) # ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout  & ( \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout  ) ) ) # ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( !\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout  & ( 
// \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.dataf(!\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \RAM_inst2|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N42
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout  = ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout )))) ) ) ) # ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout )))) ) ) ) # ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) 
// ) ) ) # ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout )) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ))))) ) ) )

	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1 .lut_mask = 64'h0053F0530F53FF53;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N24
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  = ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  & ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ))) ) ) ) # ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  & ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout )))) ) ) ) # ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  & ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout )))) ) ) ) # ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  & ( 
// !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  & ( (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout )))) ) ) )

	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h0305F30503F5F3F5;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N48
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2_combout  = ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ( 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout ) ) ) # ( 
// !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ( (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout  & 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2 .lut_mask = 64'h303030303F3F3F3F;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N18
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout  = ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  & ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ))) ) ) ) # ( 
// !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  & ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) ) 
// ) ) # ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  & ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout )))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ))) 
// ) ) ) # ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  & ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout )))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) ) ) 
// )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N12
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout  = ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  & ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] 
// & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ))) ) ) ) # ( 
// !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  & ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout )))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout 
// ))) ) ) ) # ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  & ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) ) 
// ) ) # ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  & ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout )))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) ) 
// ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N48
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2_combout  = ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout  & ( 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout ) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) ) # ( 
// !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(gnd),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y33_N33
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout  = ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ) ) ) 
// ) # ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ))) ) ) ) # ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout )) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ))) ) ) )

	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1 .lut_mask = 64'h553355330F000FFF;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y33_N24
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout  = ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  & ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) 
// # (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) ) # ( 
// !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  & ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) 
// ) ) ) # ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  & ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout 
// ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout 
// )))) ) ) ) # ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  & ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout )))) ) 
// ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h0252A2F20757A7F7;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y33_N12
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2_combout  = ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout  & ( 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout ) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) ) # ( 
// !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(gnd),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y33_N36
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout  = ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout )))) ) ) ) # ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout )))) ) ) ) # ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( 
// !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout )))) ) ) ) # ( 
// !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout )))) ) 
// ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h202570752A2F7A7F;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y33_N6
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout  = ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  & ( ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout )))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout 
// ))) ) ) ) # ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  & (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) ) 
// ) ) # ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout )))) ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y33_N54
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2_combout  = ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout  & ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout  ) ) # ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout  & ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout  & ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) ) # ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout  & ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout  & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(gnd),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N12
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout  = ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) 
// ) # ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ) ) ) ) # ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout )) ) ) ) # ( 
// !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout )) ) ) )

	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h3535353500F00FFF;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N30
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout  = ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout )) ) ) ) # ( 
// !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  & ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout )) ) ) ) # ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ) ) ) 
// ) # ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  & !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) )

	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h50505F5F03F303F3;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N57
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2_combout  = ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout  & ( 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) ) # ( 
// !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(gnd),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N3
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout  = ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout )))) ) ) ) # ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) ) # ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  & ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout )))) 
// ) ) ) # ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  & ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) 
// ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h05220577AF22AF77;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N42
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout  = ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ) ) ) 
// ) # ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  & ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ) ) ) ) # ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ))) 
// # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout )) ) ) ) # ( 
// !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout )) ) ) )

	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h35353535000FF0FF;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N54
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2_combout  = ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout  & ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout  ) ) # ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout  & ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout  & ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) ) # ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout  & ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout  & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N6
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout  = ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  & ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout )))) ) ) ) # ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  & ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout )))) ) ) ) # ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  & ( 
// !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout )))) ) ) ) # ( 
// !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  & ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & ( 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout )) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ))))) ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h02075257A2A7F2F7;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N36
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout  = ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ) ) ) 
// ) # ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ) ) ) ) # ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout )) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ))) ) ) ) # ( 
// !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout )) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ))) ) ) )

	.dataa(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ),
	.datad(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N27
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2_combout  = ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) # ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout  & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout  ) ) ) # ( 
// !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2 .lut_mask = 64'h333333330000FFFF;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N39
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout  = ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & ( 
// \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ) ) ) 
// ) # ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & ( \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & ( !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout )) ) ) ) # ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & ( 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout )) ) ) )

	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.dataf(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h0F330F330055FF55;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N33
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout  = ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  & ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ))) ) ) ) # ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  & ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  & \RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ))) ) ) ) # ( 
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  & ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( 
// (!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout 
// )))) # (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  & ((\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0])))) ) ) ) # ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  & ( !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ))) # 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout )))) ) ) )

	.dataa(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ),
	.datab(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ),
	.datad(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N57
cyclonev_lcell_comb \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2 (
// Equation(s):
// \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2_combout  = ( \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout  & ( 
// (\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ) ) ) # ( 
// !\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout  & ( (\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout  & 
// !\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ),
	.datac(!\RAM_inst0|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2 .lut_mask = 64'h303030303F3F3F3F;
defparam \RAM_inst3|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y18_N0
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N52
cyclonev_io_ibuf \a[0]~input (
	.i(a[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[0]~input_o ));
// synopsys translate_off
defparam \a[0]~input .bus_hold = "false";
defparam \a[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N18
cyclonev_io_ibuf \a[1]~input (
	.i(a[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[1]~input_o ));
// synopsys translate_off
defparam \a[1]~input .bus_hold = "false";
defparam \a[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N35
cyclonev_io_ibuf \a[16]~input (
	.i(a[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[16]~input_o ));
// synopsys translate_off
defparam \a[16]~input .bus_hold = "false";
defparam \a[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \a[17]~input (
	.i(a[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[17]~input_o ));
// synopsys translate_off
defparam \a[17]~input .bus_hold = "false";
defparam \a[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \a[18]~input (
	.i(a[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[18]~input_o ));
// synopsys translate_off
defparam \a[18]~input .bus_hold = "false";
defparam \a[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \a[19]~input (
	.i(a[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[19]~input_o ));
// synopsys translate_off
defparam \a[19]~input .bus_hold = "false";
defparam \a[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N18
cyclonev_io_ibuf \a[20]~input (
	.i(a[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[20]~input_o ));
// synopsys translate_off
defparam \a[20]~input .bus_hold = "false";
defparam \a[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \a[21]~input (
	.i(a[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[21]~input_o ));
// synopsys translate_off
defparam \a[21]~input .bus_hold = "false";
defparam \a[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \a[22]~input (
	.i(a[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[22]~input_o ));
// synopsys translate_off
defparam \a[22]~input .bus_hold = "false";
defparam \a[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \a[23]~input (
	.i(a[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[23]~input_o ));
// synopsys translate_off
defparam \a[23]~input .bus_hold = "false";
defparam \a[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \a[24]~input (
	.i(a[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[24]~input_o ));
// synopsys translate_off
defparam \a[24]~input .bus_hold = "false";
defparam \a[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N18
cyclonev_io_ibuf \a[25]~input (
	.i(a[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[25]~input_o ));
// synopsys translate_off
defparam \a[25]~input .bus_hold = "false";
defparam \a[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \a[26]~input (
	.i(a[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[26]~input_o ));
// synopsys translate_off
defparam \a[26]~input .bus_hold = "false";
defparam \a[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y81_N35
cyclonev_io_ibuf \a[27]~input (
	.i(a[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[27]~input_o ));
// synopsys translate_off
defparam \a[27]~input .bus_hold = "false";
defparam \a[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \a[28]~input (
	.i(a[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[28]~input_o ));
// synopsys translate_off
defparam \a[28]~input .bus_hold = "false";
defparam \a[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \a[29]~input (
	.i(a[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[29]~input_o ));
// synopsys translate_off
defparam \a[29]~input .bus_hold = "false";
defparam \a[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N35
cyclonev_io_ibuf \a[30]~input (
	.i(a[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[30]~input_o ));
// synopsys translate_off
defparam \a[30]~input .bus_hold = "false";
defparam \a[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y81_N52
cyclonev_io_ibuf \a[31]~input (
	.i(a[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[31]~input_o ));
// synopsys translate_off
defparam \a[31]~input .bus_hold = "false";
defparam \a[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
