{"Source Block": ["hdl/library/common/ad_iqcor.v@87:97@HdlIdDef", "\n  wire    [33:0]  p1_data_p_i_s;\n  wire            p1_valid_s;\n  wire    [15:0]  p1_data_i_s;\n  wire    [33:0]  p1_data_p_q_s;\n  wire    [15:0]  p1_data_q_s;\n\n  // scaling functions - i\n\n  ad_mul #(.DELAY_DATA_WIDTH(17)) i_mul_i (\n    .clk (clk),\n"], "Clone Blocks": [["hdl/library/common/ad_iqcor.v@85:95", "\n  // internal signals\n\n  wire    [33:0]  p1_data_p_i_s;\n  wire            p1_valid_s;\n  wire    [15:0]  p1_data_i_s;\n  wire    [33:0]  p1_data_p_q_s;\n  wire    [15:0]  p1_data_q_s;\n\n  // scaling functions - i\n\n"], ["hdl/library/common/ad_iqcor.v@86:96", "  // internal signals\n\n  wire    [33:0]  p1_data_p_i_s;\n  wire            p1_valid_s;\n  wire    [15:0]  p1_data_i_s;\n  wire    [33:0]  p1_data_p_q_s;\n  wire    [15:0]  p1_data_q_s;\n\n  // scaling functions - i\n\n  ad_mul #(.DELAY_DATA_WIDTH(17)) i_mul_i (\n"], ["hdl/library/common/ad_iqcor.v@83:93", "  reg             valid_out = 'd0;\n  reg     [15:0]  data_out = 'd0;\n\n  // internal signals\n\n  wire    [33:0]  p1_data_p_i_s;\n  wire            p1_valid_s;\n  wire    [15:0]  p1_data_i_s;\n  wire    [33:0]  p1_data_p_q_s;\n  wire    [15:0]  p1_data_q_s;\n\n"], ["hdl/library/common/ad_iqcor.v@84:94", "  reg     [15:0]  data_out = 'd0;\n\n  // internal signals\n\n  wire    [33:0]  p1_data_p_i_s;\n  wire            p1_valid_s;\n  wire    [15:0]  p1_data_i_s;\n  wire    [33:0]  p1_data_p_q_s;\n  wire    [15:0]  p1_data_q_s;\n\n  // scaling functions - i\n"]], "Diff Content": {"Delete": [], "Add": [[92, "  assign data_i_s = (Q_OR_I_N == 1) ? data_iq : data_in;\n"], [92, "  assign data_q_s = (Q_OR_I_N == 1) ? data_in : data_iq;\n"], [92, "  always @(posedge clk) begin\n"], [92, "    iqcor_coeff_1_r <= iqcor_coeff_1;\n"], [92, "    iqcor_coeff_2_r <= iqcor_coeff_2;\n"], [92, "  end\n"]]}}