0.7
2020.2
Oct 14 2022
05:20:55
D:/Project/FPGA_XILINX/04_decoder2to402/04_decoder2to402.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/Project/FPGA_XILINX/04_decoder2to402/04_decoder2to402.srcs/sim_1/new/decoder2to4_tb.v,1698245683,verilog,,,,decoder2to4_tb,,,,,,,,
D:/Project/FPGA_XILINX/04_decoder2to402/04_decoder2to402.srcs/sources_1/new/decoder2to4.v,1698245461,verilog,,D:/Project/FPGA_XILINX/04_decoder2to402/04_decoder2to402.srcs/sim_1/new/decoder2to4_tb.v,,decoder2to4,,,,,,,,
