

================================================================
== Vitis HLS Report for 'mvt'
================================================================
* Date:           Mon Dec  2 12:52:45 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    19868|    19868|  0.199 ms|  0.199 ms|  19869|  19869|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mvt_Pipeline_lprd_2_fu_859  |mvt_Pipeline_lprd_2  |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
        |grp_mvt_Pipeline_lp1_fu_870     |mvt_Pipeline_lp1     |      390|      390|  3.900 us|  3.900 us|  390|  390|       no|
        |grp_mvt_Pipeline_lpwr_fu_946    |mvt_Pipeline_lpwr    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |grp_mvt_Pipeline_lp4_fu_958     |mvt_Pipeline_lp4     |      262|      262|  2.620 us|  2.620 us|  262|  262|       no|
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_1  |     2368|     2368|        37|          -|          -|    64|        no|
        |- lp3     |    17024|    17024|       266|          -|          -|    64|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      90|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   160|   22499|   17638|    -|
|Memory           |      132|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|    1328|    -|
|Register         |        -|     -|    2166|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      132|   160|   24665|   19056|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        7|     6|       4|       6|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |               Instance              |             Module             | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U156  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|    2|    227|    214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U157   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|    3|    128|    135|    0|
    |grp_mvt_Pipeline_lp1_fu_870          |mvt_Pipeline_lp1                |        0|  155|  21771|  16845|    0|
    |grp_mvt_Pipeline_lp4_fu_958          |mvt_Pipeline_lp4                |        0|    0|    275|    254|    0|
    |grp_mvt_Pipeline_lprd_2_fu_859       |mvt_Pipeline_lprd_2             |        0|    0|     21|     52|    0|
    |grp_mvt_Pipeline_lpwr_fu_946         |mvt_Pipeline_lpwr               |        0|    0|     77|    138|    0|
    +-------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |Total                                |                                |        0|  160|  22499|  17638|    0|
    +-------------------------------------+--------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buff_A_U     |buff_A_RAM_1WNR_AUTO_1R1W  |       60|  0|   0|    0|  2048|   32|     1|        65536|
    |buff_A_1_U   |buff_A_RAM_1WNR_AUTO_1R1W  |       60|  0|   0|    0|  2048|   32|     1|        65536|
    |buff_x1_U    |buff_x1_RAM_AUTO_1R1W      |        2|  0|   0|    0|    32|   32|     1|         1024|
    |buff_x1_1_U  |buff_x1_RAM_AUTO_1R1W      |        2|  0|   0|    0|    32|   32|     1|         1024|
    |buff_y1_U    |buff_x1_RAM_AUTO_1R1W      |        2|  0|   0|    0|    32|   32|     1|         1024|
    |buff_y1_1_U  |buff_x1_RAM_AUTO_1R1W      |        2|  0|   0|    0|    32|   32|     1|         1024|
    |buff_x2_U    |buff_x2_RAM_AUTO_1R1W      |        1|  0|   0|    0|    32|   32|     1|         1024|
    |buff_x2_1_U  |buff_x2_RAM_AUTO_1R1W      |        1|  0|   0|    0|    32|   32|     1|         1024|
    |buff_y2_U    |buff_x2_RAM_AUTO_1R1W      |        1|  0|   0|    0|    32|   32|     1|         1024|
    |buff_y2_1_U  |buff_x2_RAM_AUTO_1R1W      |        1|  0|   0|    0|    32|   32|     1|         1024|
    +-------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                           |      132|  0|   0|    0|  4352|  320|    10|       139264|
    +-------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_988_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln29_fu_1068_p2     |         +|   0|  0|  14|           7|           1|
    |icmp_ln13_fu_982_p2     |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln29_fu_1062_p2    |      icmp|   0|  0|  15|           7|           8|
    |select_ln31_fu_1094_p3  |    select|   0|  0|  32|           1|          32|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  90|          29|          50|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  135|         27|    1|         27|
    |buff_A_1_address0   |   20|          4|   11|         44|
    |buff_A_1_address1   |   14|          3|   11|         33|
    |buff_A_1_ce0        |   20|          4|    1|          4|
    |buff_A_1_ce1        |   14|          3|    1|          3|
    |buff_A_1_ce10       |    9|          2|    1|          2|
    |buff_A_1_ce11       |    9|          2|    1|          2|
    |buff_A_1_ce12       |    9|          2|    1|          2|
    |buff_A_1_ce13       |    9|          2|    1|          2|
    |buff_A_1_ce14       |    9|          2|    1|          2|
    |buff_A_1_ce15       |    9|          2|    1|          2|
    |buff_A_1_ce2        |    9|          2|    1|          2|
    |buff_A_1_ce3        |    9|          2|    1|          2|
    |buff_A_1_ce4        |    9|          2|    1|          2|
    |buff_A_1_ce5        |    9|          2|    1|          2|
    |buff_A_1_ce6        |    9|          2|    1|          2|
    |buff_A_1_ce7        |    9|          2|    1|          2|
    |buff_A_1_ce8        |    9|          2|    1|          2|
    |buff_A_1_ce9        |    9|          2|    1|          2|
    |buff_A_1_we0        |    9|          2|    1|          2|
    |buff_A_address0     |   20|          4|   11|         44|
    |buff_A_address1     |   14|          3|   11|         33|
    |buff_A_ce0          |   20|          4|    1|          4|
    |buff_A_ce1          |   14|          3|    1|          3|
    |buff_A_ce10         |    9|          2|    1|          2|
    |buff_A_ce11         |    9|          2|    1|          2|
    |buff_A_ce12         |    9|          2|    1|          2|
    |buff_A_ce13         |    9|          2|    1|          2|
    |buff_A_ce14         |    9|          2|    1|          2|
    |buff_A_ce15         |    9|          2|    1|          2|
    |buff_A_ce2          |    9|          2|    1|          2|
    |buff_A_ce3          |    9|          2|    1|          2|
    |buff_A_ce4          |    9|          2|    1|          2|
    |buff_A_ce5          |    9|          2|    1|          2|
    |buff_A_ce6          |    9|          2|    1|          2|
    |buff_A_ce7          |    9|          2|    1|          2|
    |buff_A_ce8          |    9|          2|    1|          2|
    |buff_A_ce9          |    9|          2|    1|          2|
    |buff_A_we0          |    9|          2|    1|          2|
    |buff_x1_1_address0  |   20|          4|    5|         20|
    |buff_x1_1_ce0       |   20|          4|    1|          4|
    |buff_x1_1_ce1       |    9|          2|    1|          2|
    |buff_x1_1_d0        |   14|          3|   32|         96|
    |buff_x1_1_we0       |   14|          3|    1|          3|
    |buff_x1_address0    |   20|          4|    5|         20|
    |buff_x1_ce0         |   20|          4|    1|          4|
    |buff_x1_ce1         |    9|          2|    1|          2|
    |buff_x1_d0          |   14|          3|   32|         96|
    |buff_x1_we0         |   14|          3|    1|          3|
    |buff_x2_1_address0  |   26|          5|    5|         25|
    |buff_x2_1_ce0       |   14|          3|    1|          3|
    |buff_x2_1_d0        |   14|          3|   32|         96|
    |buff_x2_address0    |   26|          5|    5|         25|
    |buff_x2_ce0         |   14|          3|    1|          3|
    |buff_x2_d0          |   14|          3|   32|         96|
    |buff_y1_1_address0  |   89|         18|    5|         90|
    |buff_y1_1_address1  |   81|         17|    5|         85|
    |buff_y1_address0    |   89|         18|    5|         90|
    |buff_y1_address1    |   81|         17|    5|         85|
    |buff_y2_1_address0  |   14|          3|    5|         15|
    |buff_y2_1_ce0       |   14|          3|    1|          3|
    |buff_y2_address0    |   14|          3|    5|         15|
    |buff_y2_ce0         |   14|          3|    1|          3|
    |grp_fu_1842_ce      |   14|          3|    1|          3|
    |grp_fu_1842_p0      |   14|          3|   32|         96|
    |grp_fu_1842_p1      |   14|          3|   32|         96|
    |grp_fu_1846_ce      |   14|          3|    1|          3|
    |grp_fu_1846_p0      |   14|          3|   32|         96|
    |grp_fu_1846_p1      |   14|          3|   32|         96|
    |i_2_fu_180          |    9|          2|    7|         14|
    |i_fu_132            |    9|          2|    7|         14|
    |x1_out_write        |    9|          2|    1|          2|
    |x2_out_write        |    9|          2|    1|          2|
    |y2_blk_n            |    9|          2|    1|          2|
    +--------------------+-----+-----------+-----+-----------+
    |Total               | 1328|        279|  414|       1563|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |add_ln13_reg_1132                            |   7|   0|    7|          0|
    |add_ln29_reg_1811                            |   7|   0|    7|          0|
    |ap_CS_fsm                                    |  26|   0|   26|          0|
    |buff_x2_1_addr_1_reg_1832                    |   5|   0|    5|          0|
    |buff_x2_addr_1_reg_1827                      |   5|   0|    5|          0|
    |buff_y1_1_load_10_reg_1393                   |  32|   0|   32|          0|
    |buff_y1_1_load_11_reg_1403                   |  32|   0|   32|          0|
    |buff_y1_1_load_12_reg_1433                   |  32|   0|   32|          0|
    |buff_y1_1_load_13_reg_1443                   |  32|   0|   32|          0|
    |buff_y1_1_load_14_reg_1473                   |  32|   0|   32|          0|
    |buff_y1_1_load_15_reg_1483                   |  32|   0|   32|          0|
    |buff_y1_1_load_16_reg_1513                   |  32|   0|   32|          0|
    |buff_y1_1_load_17_reg_1523                   |  32|   0|   32|          0|
    |buff_y1_1_load_18_reg_1553                   |  32|   0|   32|          0|
    |buff_y1_1_load_19_reg_1563                   |  32|   0|   32|          0|
    |buff_y1_1_load_1_reg_1203                    |  32|   0|   32|          0|
    |buff_y1_1_load_20_reg_1593                   |  32|   0|   32|          0|
    |buff_y1_1_load_21_reg_1603                   |  32|   0|   32|          0|
    |buff_y1_1_load_22_reg_1633                   |  32|   0|   32|          0|
    |buff_y1_1_load_23_reg_1643                   |  32|   0|   32|          0|
    |buff_y1_1_load_24_reg_1673                   |  32|   0|   32|          0|
    |buff_y1_1_load_25_reg_1683                   |  32|   0|   32|          0|
    |buff_y1_1_load_26_reg_1713                   |  32|   0|   32|          0|
    |buff_y1_1_load_27_reg_1723                   |  32|   0|   32|          0|
    |buff_y1_1_load_28_reg_1753                   |  32|   0|   32|          0|
    |buff_y1_1_load_29_reg_1763                   |  32|   0|   32|          0|
    |buff_y1_1_load_2_reg_1233                    |  32|   0|   32|          0|
    |buff_y1_1_load_30_reg_1793                   |  32|   0|   32|          0|
    |buff_y1_1_load_31_reg_1803                   |  32|   0|   32|          0|
    |buff_y1_1_load_3_reg_1243                    |  32|   0|   32|          0|
    |buff_y1_1_load_4_reg_1273                    |  32|   0|   32|          0|
    |buff_y1_1_load_5_reg_1283                    |  32|   0|   32|          0|
    |buff_y1_1_load_6_reg_1313                    |  32|   0|   32|          0|
    |buff_y1_1_load_7_reg_1323                    |  32|   0|   32|          0|
    |buff_y1_1_load_8_reg_1353                    |  32|   0|   32|          0|
    |buff_y1_1_load_9_reg_1363                    |  32|   0|   32|          0|
    |buff_y1_1_load_reg_1193                      |  32|   0|   32|          0|
    |buff_y1_load_10_reg_1388                     |  32|   0|   32|          0|
    |buff_y1_load_11_reg_1398                     |  32|   0|   32|          0|
    |buff_y1_load_12_reg_1428                     |  32|   0|   32|          0|
    |buff_y1_load_13_reg_1438                     |  32|   0|   32|          0|
    |buff_y1_load_14_reg_1468                     |  32|   0|   32|          0|
    |buff_y1_load_15_reg_1478                     |  32|   0|   32|          0|
    |buff_y1_load_16_reg_1508                     |  32|   0|   32|          0|
    |buff_y1_load_17_reg_1518                     |  32|   0|   32|          0|
    |buff_y1_load_18_reg_1548                     |  32|   0|   32|          0|
    |buff_y1_load_19_reg_1558                     |  32|   0|   32|          0|
    |buff_y1_load_1_reg_1198                      |  32|   0|   32|          0|
    |buff_y1_load_20_reg_1588                     |  32|   0|   32|          0|
    |buff_y1_load_21_reg_1598                     |  32|   0|   32|          0|
    |buff_y1_load_22_reg_1628                     |  32|   0|   32|          0|
    |buff_y1_load_23_reg_1638                     |  32|   0|   32|          0|
    |buff_y1_load_24_reg_1668                     |  32|   0|   32|          0|
    |buff_y1_load_25_reg_1678                     |  32|   0|   32|          0|
    |buff_y1_load_26_reg_1708                     |  32|   0|   32|          0|
    |buff_y1_load_27_reg_1718                     |  32|   0|   32|          0|
    |buff_y1_load_28_reg_1748                     |  32|   0|   32|          0|
    |buff_y1_load_29_reg_1758                     |  32|   0|   32|          0|
    |buff_y1_load_2_reg_1228                      |  32|   0|   32|          0|
    |buff_y1_load_30_reg_1788                     |  32|   0|   32|          0|
    |buff_y1_load_31_reg_1798                     |  32|   0|   32|          0|
    |buff_y1_load_3_reg_1238                      |  32|   0|   32|          0|
    |buff_y1_load_4_reg_1268                      |  32|   0|   32|          0|
    |buff_y1_load_5_reg_1278                      |  32|   0|   32|          0|
    |buff_y1_load_6_reg_1308                      |  32|   0|   32|          0|
    |buff_y1_load_7_reg_1318                      |  32|   0|   32|          0|
    |buff_y1_load_8_reg_1348                      |  32|   0|   32|          0|
    |buff_y1_load_9_reg_1358                      |  32|   0|   32|          0|
    |buff_y1_load_reg_1188                        |  32|   0|   32|          0|
    |grp_mvt_Pipeline_lp1_fu_870_ap_start_reg     |   1|   0|    1|          0|
    |grp_mvt_Pipeline_lp4_fu_958_ap_start_reg     |   1|   0|    1|          0|
    |grp_mvt_Pipeline_lprd_2_fu_859_ap_start_reg  |   1|   0|    1|          0|
    |grp_mvt_Pipeline_lpwr_fu_946_ap_start_reg    |   1|   0|    1|          0|
    |i_2_fu_180                                   |   7|   0|    7|          0|
    |i_fu_132                                     |   7|   0|    7|          0|
    |lshr_ln6_2_reg_1822                          |   5|   0|    5|          0|
    |lshr_ln6_reg_1141                            |   5|   0|    5|          0|
    |select_ln31_reg_1837                         |  32|   0|   32|          0|
    |trunc_ln13_1_reg_1137                        |   1|   0|    1|          0|
    |trunc_ln13_reg_1124                          |   6|   0|    6|          0|
    |trunc_ln29_reg_1816                          |   1|   0|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |2166|   0| 2166|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|           mvt|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|           mvt|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|           mvt|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|           mvt|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|           mvt|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|           mvt|  return value|
|A_0_address0   |  out|   11|   ap_memory|           A_0|         array|
|A_0_ce0        |  out|    1|   ap_memory|           A_0|         array|
|A_0_q0         |   in|   32|   ap_memory|           A_0|         array|
|A_1_address0   |  out|   11|   ap_memory|           A_1|         array|
|A_1_ce0        |  out|    1|   ap_memory|           A_1|         array|
|A_1_q0         |   in|   32|   ap_memory|           A_1|         array|
|x1_address0    |  out|    6|   ap_memory|            x1|         array|
|x1_ce0         |  out|    1|   ap_memory|            x1|         array|
|x1_q0          |   in|   32|   ap_memory|            x1|         array|
|x2_address0    |  out|    6|   ap_memory|            x2|         array|
|x2_ce0         |  out|    1|   ap_memory|            x2|         array|
|x2_q0          |   in|   32|   ap_memory|            x2|         array|
|y1_address0    |  out|    6|   ap_memory|            y1|         array|
|y1_ce0         |  out|    1|   ap_memory|            y1|         array|
|y1_q0          |   in|   32|   ap_memory|            y1|         array|
|y2_dout        |   in|   32|     ap_fifo|            y2|       pointer|
|y2_empty_n     |   in|    1|     ap_fifo|            y2|       pointer|
|y2_read        |  out|    1|     ap_fifo|            y2|       pointer|
|x1_out_din     |  out|   32|     ap_fifo|        x1_out|       pointer|
|x1_out_full_n  |   in|    1|     ap_fifo|        x1_out|       pointer|
|x1_out_write   |  out|    1|     ap_fifo|        x1_out|       pointer|
|x2_out_din     |  out|   32|     ap_fifo|        x2_out|       pointer|
|x2_out_full_n  |   in|    1|     ap_fifo|        x2_out|       pointer|
|x2_out_write   |  out|    1|     ap_fifo|        x2_out|       pointer|
+---------------+-----+-----+------------+--------------+--------------+

