vendor_name = ModelSim
source_file = 1, C:/_OEVM/stand_last/MY_OY/test_for_stand.vwf
source_file = 1, C:/_OEVM/stand_last/MY_OY/OY.vhd
source_file = 1, C:/_OEVM/stand_last/MY_OY/OperationAutomat.vhd
source_file = 1, C:/_OEVM/stand_last/MY_OY/mk_pack.vhd
source_file = 1, C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd
source_file = 1, C:/_OEVM/stand_last/TEST_OY.vhd
source_file = 1, C:/_OEVM/stand_last/config.vhd
source_file = 1, f:/quartus/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, f:/quartus/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, f:/quartus/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, f:/quartus/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, f:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, f:/quartus/quartus/libraries/megafunctions/aglobal191.inc
source_file = 1, f:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, f:/quartus/quartus/libraries/megafunctions/multcore.inc
source_file = 1, f:/quartus/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, f:/quartus/quartus/libraries/megafunctions/altshift.inc
source_file = 1, f:/quartus/quartus/libraries/megafunctions/cbx.lst
source_file = 1, f:/quartus/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, f:/quartus/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, f:/quartus/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, f:/quartus/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, f:/quartus/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, f:/quartus/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, f:/quartus/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, f:/quartus/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, f:/quartus/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, f:/quartus/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, f:/quartus/quartus/libraries/megafunctions/altshift.tdf
design_name = TEST_OY
instance = comp, \sko~output , sko~output, TEST_OY, 1
instance = comp, \sno~output , sno~output, TEST_OY, 1
instance = comp, \okay~output , okay~output, TEST_OY, 1
instance = comp, \defect~output , defect~output, TEST_OY, 1
instance = comp, \finish~output , finish~output, TEST_OY, 1
instance = comp, \real_rez[0]~output , real_rez[0]~output, TEST_OY, 1
instance = comp, \real_rez[1]~output , real_rez[1]~output, TEST_OY, 1
instance = comp, \real_rez[2]~output , real_rez[2]~output, TEST_OY, 1
instance = comp, \real_rez[3]~output , real_rez[3]~output, TEST_OY, 1
instance = comp, \real_rez[4]~output , real_rez[4]~output, TEST_OY, 1
instance = comp, \real_rez[5]~output , real_rez[5]~output, TEST_OY, 1
instance = comp, \real_rez[6]~output , real_rez[6]~output, TEST_OY, 1
instance = comp, \real_rez[7]~output , real_rez[7]~output, TEST_OY, 1
instance = comp, \true_rez[0]~output , true_rez[0]~output, TEST_OY, 1
instance = comp, \true_rez[1]~output , true_rez[1]~output, TEST_OY, 1
instance = comp, \true_rez[2]~output , true_rez[2]~output, TEST_OY, 1
instance = comp, \true_rez[3]~output , true_rez[3]~output, TEST_OY, 1
instance = comp, \true_rez[4]~output , true_rez[4]~output, TEST_OY, 1
instance = comp, \true_rez[5]~output , true_rez[5]~output, TEST_OY, 1
instance = comp, \true_rez[6]~output , true_rez[6]~output, TEST_OY, 1
instance = comp, \true_rez[7]~output , true_rez[7]~output, TEST_OY, 1
instance = comp, \x[0]~output , x[0]~output, TEST_OY, 1
instance = comp, \x[1]~output , x[1]~output, TEST_OY, 1
instance = comp, \x[2]~output , x[2]~output, TEST_OY, 1
instance = comp, \x[3]~output , x[3]~output, TEST_OY, 1
instance = comp, \y[0]~output , y[0]~output, TEST_OY, 1
instance = comp, \y[1]~output , y[1]~output, TEST_OY, 1
instance = comp, \y[2]~output , y[2]~output, TEST_OY, 1
instance = comp, \y[3]~output , y[3]~output, TEST_OY, 1
instance = comp, \clk~input , clk~input, TEST_OY, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, TEST_OY, 1
instance = comp, \ctl_unit:v_sno~feeder , \ctl_unit:v_sno~feeder, TEST_OY, 1
instance = comp, \reset~input , reset~input, TEST_OY, 1
instance = comp, \reset~inputclkctrl , reset~inputclkctrl, TEST_OY, 1
instance = comp, \ctl_unit:v_sno , \ctl_unit:v_sno, TEST_OY, 1
instance = comp, \uut|unit_OA|Add0~0 , uut|unit_OA|Add0~0, TEST_OY, 1
instance = comp, \uut|unit_OA|rc[7]~feeder , uut|unit_OA|rc[7]~feeder, TEST_OY, 1
instance = comp, \uut|unit_OA|Add0~12 , uut|unit_OA|Add0~12, TEST_OY, 1
instance = comp, \uut|unit_OA|Add0~10 , uut|unit_OA|Add0~10, TEST_OY, 1
instance = comp, \uut|unit_OA|Add0~8 , uut|unit_OA|Add0~8, TEST_OY, 1
instance = comp, \uut|unit_OA|Add0~6 , uut|unit_OA|Add0~6, TEST_OY, 1
instance = comp, \uut|unit_OA|Add0~4 , uut|unit_OA|Add0~4, TEST_OY, 1
instance = comp, \uut|unit_OA|Add0~2 , uut|unit_OA|Add0~2, TEST_OY, 1
instance = comp, \uut|unit_YA|Selector9~0 , uut|unit_YA|Selector9~0, TEST_OY, 1
instance = comp, \uut|unit_YA|y[0] , uut|unit_YA|y[0], TEST_OY, 1
instance = comp, \uut|unit_OA|rc[0]~10 , uut|unit_OA|rc[0]~10, TEST_OY, 1
instance = comp, \uut|unit_OA|i~1 , uut|unit_OA|i~1, TEST_OY, 1
instance = comp, \uut|unit_OA|i[0] , uut|unit_OA|i[0], TEST_OY, 1
instance = comp, \uut|unit_OA|i~0 , uut|unit_OA|i~0, TEST_OY, 1
instance = comp, \uut|unit_OA|i[1] , uut|unit_OA|i[1], TEST_OY, 1
instance = comp, \uut|unit_YA|Selector11~0 , uut|unit_YA|Selector11~0, TEST_OY, 1
instance = comp, \uut|unit_YA|Selector11~0clkctrl , uut|unit_YA|Selector11~0clkctrl, TEST_OY, 1
instance = comp, \uut|unit_YA|Selector10~0 , uut|unit_YA|Selector10~0, TEST_OY, 1
instance = comp, \uut|unit_YA|next_state.s0_251 , uut|unit_YA|next_state.s0_251, TEST_OY, 1
instance = comp, \uut|unit_YA|state.s0~0 , uut|unit_YA|state.s0~0, TEST_OY, 1
instance = comp, \uut|unit_YA|state.s0 , uut|unit_YA|state.s0, TEST_OY, 1
instance = comp, \uut|unit_YA|Selector9~1 , uut|unit_YA|Selector9~1, TEST_OY, 1
instance = comp, \uut|unit_YA|next_state.s1_242 , uut|unit_YA|next_state.s1_242, TEST_OY, 1
instance = comp, \uut|unit_YA|state.s1 , uut|unit_YA|state.s1, TEST_OY, 1
instance = comp, \uut|unit_YA|y[7] , uut|unit_YA|y[7], TEST_OY, 1
instance = comp, \uut|unit_YA|state.s2 , uut|unit_YA|state.s2, TEST_OY, 1
instance = comp, \uut|unit_OA|Equal10~0 , uut|unit_OA|Equal10~0, TEST_OY, 1
instance = comp, \uut|unit_YA|y[4] , uut|unit_YA|y[4], TEST_OY, 1
instance = comp, \uut|unit_OA|Equal4~0 , uut|unit_OA|Equal4~0, TEST_OY, 1
instance = comp, \uut|unit_OA|rc[1] , uut|unit_OA|rc[1], TEST_OY, 1
instance = comp, \uut|unit_OA|rc[2] , uut|unit_OA|rc[2], TEST_OY, 1
instance = comp, \uut|unit_OA|rc[3] , uut|unit_OA|rc[3], TEST_OY, 1
instance = comp, \uut|unit_OA|rc[4] , uut|unit_OA|rc[4], TEST_OY, 1
instance = comp, \uut|unit_OA|rc[5] , uut|unit_OA|rc[5], TEST_OY, 1
instance = comp, \uut|unit_OA|rc[6] , uut|unit_OA|rc[6], TEST_OY, 1
instance = comp, \uut|unit_OA|rc[7] , uut|unit_OA|rc[7], TEST_OY, 1
instance = comp, \uut|unit_OA|rc[0] , uut|unit_OA|rc[0], TEST_OY, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
