// Seed: 1549814741
module module_0 (
    output wor id_0
    , id_8,
    input tri id_1,
    output tri id_2,
    output supply0 id_3,
    input uwire id_4,
    output wand id_5,
    input supply0 id_6
);
  wire  id_9;
  uwire id_10 = 1;
  assign module_0 = "" !== 1;
  specify
    (id_11 => id_12) = 1;
    (id_13 => id_14) = 0;
    (id_15 => id_16) = (1);
  endspecify
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    output tri0 id_3
);
  assign id_3 = 1;
  buf primCall (id_3, id_0);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_2
  );
  assign modCall_1.type_1 = 0;
endmodule
