{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647365864233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647365864235 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2018  Intel Corporation. All rights reserved. " "Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647365864235 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647365864235 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647365864235 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647365864235 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647365864235 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647365864235 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647365864235 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647365864235 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647365864235 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647365864235 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647365864235 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647365864235 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647365864235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 15 18:37:43 2022 " "Processing started: Tue Mar 15 18:37:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647365864235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647365864235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647365864235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647365866475 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647365866475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647365893682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647365893682 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647365893881 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___soc_rst top.v(56) " "Verilog HDL or VHDL warning at top.v(56): object \"__main___soc_rst\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893891 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___cpu_rst top.v(57) " "Verilog HDL or VHDL warning at top.v(57): object \"__main___cpu_rst\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893891 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___scratch_re top.v(61) " "Verilog HDL or VHDL warning at top.v(61): object \"__main___scratch_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893891 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___bus_errors_we top.v(63) " "Verilog HDL or VHDL warning at top.v(63): object \"__main___bus_errors_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893891 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___bus_errors_re top.v(64) " "Verilog HDL or VHDL warning at top.v(64): object \"__main___bus_errors_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893892 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___tx_sink_last top.v(69) " "Verilog HDL or VHDL warning at top.v(69): object \"__main___tx_sink_last\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893893 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___rx_source_ready top.v(77) " "Verilog HDL or VHDL warning at top.v(77): object \"__main___rx_source_ready\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893893 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___wishbone_err top.v(96) " "Verilog HDL or VHDL warning at top.v(96): object \"__main___wishbone_err\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893894 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___leds_re top.v(110) " "Verilog HDL or VHDL warning at top.v(110): object \"__main___leds_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893894 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___switches_we top.v(112) " "Verilog HDL or VHDL warning at top.v(112): object \"__main___switches_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893894 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___switches_re top.v(113) " "Verilog HDL or VHDL warning at top.v(113): object \"__main___switches_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893894 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___buttons_we top.v(115) " "Verilog HDL or VHDL warning at top.v(115): object \"__main___buttons_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893894 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___buttons_re top.v(116) " "Verilog HDL or VHDL warning at top.v(116): object \"__main___buttons_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893894 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display1_re top.v(118) " "Verilog HDL or VHDL warning at top.v(118): object \"__main___display1_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893894 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display1_write_r top.v(120) " "Verilog HDL or VHDL warning at top.v(120): object \"__main___display1_write_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893894 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display1_write_we top.v(121) " "Verilog HDL or VHDL warning at top.v(121): object \"__main___display1_write_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893895 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display2_re top.v(127) " "Verilog HDL or VHDL warning at top.v(127): object \"__main___display2_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893895 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display2_write_r top.v(129) " "Verilog HDL or VHDL warning at top.v(129): object \"__main___display2_write_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893895 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display2_write_we top.v(130) " "Verilog HDL or VHDL warning at top.v(130): object \"__main___display2_write_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893895 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display3_re top.v(136) " "Verilog HDL or VHDL warning at top.v(136): object \"__main___display3_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893895 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display3_write_r top.v(138) " "Verilog HDL or VHDL warning at top.v(138): object \"__main___display3_write_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893895 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display3_write_we top.v(139) " "Verilog HDL or VHDL warning at top.v(139): object \"__main___display3_write_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893895 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display4_re top.v(145) " "Verilog HDL or VHDL warning at top.v(145): object \"__main___display4_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893895 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display4_write_r top.v(147) " "Verilog HDL or VHDL warning at top.v(147): object \"__main___display4_write_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893895 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display4_write_we top.v(148) " "Verilog HDL or VHDL warning at top.v(148): object \"__main___display4_write_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893896 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display5_re top.v(154) " "Verilog HDL or VHDL warning at top.v(154): object \"__main___display5_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893896 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display5_write_r top.v(156) " "Verilog HDL or VHDL warning at top.v(156): object \"__main___display5_write_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893896 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display5_write_we top.v(157) " "Verilog HDL or VHDL warning at top.v(157): object \"__main___display5_write_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893896 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display6_re top.v(163) " "Verilog HDL or VHDL warning at top.v(163): object \"__main___display6_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893896 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display6_write_r top.v(165) " "Verilog HDL or VHDL warning at top.v(165): object \"__main___display6_write_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893896 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display6_write_we top.v(166) " "Verilog HDL or VHDL warning at top.v(166): object \"__main___display6_write_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893896 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_basesoc_wishbone_cti top.v(213) " "Verilog HDL or VHDL warning at top.v(213): object \"builder_basesoc_basesoc_wishbone_cti\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893897 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_basesoc_wishbone_bte top.v(214) " "Verilog HDL or VHDL warning at top.v(214): object \"builder_basesoc_basesoc_wishbone_bte\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893897 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank0_in_r top.v(221) " "Verilog HDL or VHDL warning at top.v(221): object \"builder_basesoc_csr_bankarray_csrbank0_in_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893897 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank1_reset0_we top.v(231) " "Verilog HDL or VHDL warning at top.v(231): object \"builder_basesoc_csr_bankarray_csrbank1_reset0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893897 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank1_scratch0_we top.v(235) " "Verilog HDL or VHDL warning at top.v(235): object \"builder_basesoc_csr_bankarray_csrbank1_scratch0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893898 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank1_bus_errors_r top.v(238) " "Verilog HDL or VHDL warning at top.v(238): object \"builder_basesoc_csr_bankarray_csrbank1_bus_errors_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893898 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank2_value0_we top.v(248) " "Verilog HDL or VHDL warning at top.v(248): object \"builder_basesoc_csr_bankarray_csrbank2_value0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 248 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893898 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank3_value0_we top.v(257) " "Verilog HDL or VHDL warning at top.v(257): object \"builder_basesoc_csr_bankarray_csrbank3_value0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893898 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank4_value0_we top.v(266) " "Verilog HDL or VHDL warning at top.v(266): object \"builder_basesoc_csr_bankarray_csrbank4_value0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893899 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank5_value0_we top.v(275) " "Verilog HDL or VHDL warning at top.v(275): object \"builder_basesoc_csr_bankarray_csrbank5_value0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893899 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank6_value0_we top.v(284) " "Verilog HDL or VHDL warning at top.v(284): object \"builder_basesoc_csr_bankarray_csrbank6_value0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893899 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank7_value0_we top.v(293) " "Verilog HDL or VHDL warning at top.v(293): object \"builder_basesoc_csr_bankarray_csrbank7_value0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 293 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893899 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_sram_bus_we top.v(297) " "Verilog HDL or VHDL warning at top.v(297): object \"builder_basesoc_csr_bankarray_sram_bus_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893899 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_sram_bus_dat_w top.v(298) " "Verilog HDL or VHDL warning at top.v(298): object \"builder_basesoc_csr_bankarray_sram_bus_dat_w\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893899 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank8_out0_we top.v(310) " "Verilog HDL or VHDL warning at top.v(310): object \"builder_basesoc_csr_bankarray_csrbank8_out0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893900 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank9_in_r top.v(318) " "Verilog HDL or VHDL warning at top.v(318): object \"builder_basesoc_csr_bankarray_csrbank9_in_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 318 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647365893900 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 top.v(352) " "Verilog HDL assignment warning at top.v(352): truncated value with size 32 to match size of target (30)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647365893905 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 top.v(362) " "Verilog HDL assignment warning at top.v(362): truncated value with size 16 to match size of target (8)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647365893906 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 top.v(365) " "Verilog HDL assignment warning at top.v(365): truncated value with size 24 to match size of target (8)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647365893906 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(368) " "Verilog HDL assignment warning at top.v(368): truncated value with size 32 to match size of target (8)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647365893906 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 top.v(388) " "Verilog HDL assignment warning at top.v(388): truncated value with size 8 to match size of target (1)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647365893907 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 top.v(484) " "Verilog HDL assignment warning at top.v(484): truncated value with size 40 to match size of target (32)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647365893909 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 top.v(508) " "Verilog HDL assignment warning at top.v(508): truncated value with size 40 to match size of target (32)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647365893910 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.v(472) " "Verilog HDL Case Statement information at top.v(472): all case item expressions in this case statement are onehot" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 472 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1647365893913 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 14 top.v(922) " "Verilog HDL assignment warning at top.v(922): truncated value with size 30 to match size of target (14)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647365893924 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 top.v(1482) " "Net \"mem.data_a\" at top.v(1482) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 1482 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647365893985 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 top.v(1482) " "Net \"mem.waddr_a\" at top.v(1482) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 1482 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647365893985 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 top.v(1482) " "Net \"mem.we_a\" at top.v(1482) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 1482 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647365893986 "|top"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 50 /home/alexandre/multi-riscv-p2p/lab3/build/gateware/db/top.ram0_top_1fc36.hdl.mif " "Memory depth (64) in the design file differs from memory depth (50) in the Memory Initialization File \"/home/alexandre/multi-riscv-p2p/lab3/build/gateware/db/top.ram0_top_1fc36.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1647365895872 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "mem " "RAM logic \"mem\" is uninferred because MIF is not supported for the selected family" {  } { { "top.v" "mem" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 1482 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1647365895918 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1647365895918 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display_1\[7\] VCC " "Pin \"display_1\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647365897143 "|top|display_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_2\[7\] VCC " "Pin \"display_2\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647365897143 "|top|display_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_3\[7\] VCC " "Pin \"display_3\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647365897143 "|top|display_3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_4\[7\] VCC " "Pin \"display_4\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647365897143 "|top|display_4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_5\[7\] VCC " "Pin \"display_5\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647365897143 "|top|display_5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_6\[7\] VCC " "Pin \"display_6\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647365897143 "|top|display_6[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647365897143 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647365898050 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647365900568 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647365903278 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647365903278 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "821 " "Implemented 821 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647365904501 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647365904501 ""} { "Info" "ICUT_CUT_TM_LCELLS" "751 " "Implemented 751 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647365904501 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647365904501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "931 " "Peak virtual memory: 931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647365904520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 15 18:38:24 2022 " "Processing ended: Tue Mar 15 18:38:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647365904520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647365904520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647365904520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647365904520 ""}
