

================================================================
== Vivado HLS Report for 'MaxPooBackPropagatio_1'
================================================================
* Date:           Thu Nov  3 16:10:45 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_4_new_network
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.251|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1262|  1262|  1262|  1262|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  840|  840|        30|          -|          -|    28|    no    |
        | + Loop 1.1  |   28|   28|         1|          -|          -|    28|    no    |
        |- Loop 2     |  420|  420|        30|          -|          -|    14|    no    |
        | + Loop 2.1  |   28|   28|         2|          -|          -|    14|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    621|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    104|    -|
|Register         |        -|      -|      54|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      54|    725|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+-----+------------+------------+
    |add_ln101_fu_305_p2   |     +    |      0|  0|   16|           9|           9|
    |add_ln339_fu_364_p2   |     +    |      0|  0|   16|           8|           9|
    |add_ln97_fu_233_p2    |     +    |      0|  0|   18|          11|          11|
    |col_fu_181_p2         |     +    |      0|  0|   15|           5|           1|
    |i_fu_253_p2           |     +    |      0|  0|   12|           4|           1|
    |j_fu_299_p2           |     +    |      0|  0|   12|           4|           1|
    |low_fu_227_p2         |     +    |      0|  0|   15|           5|           1|
    |result_V_3_fu_450_p2  |     -    |      0|  0|   39|           1|          32|
    |sub_ln101_fu_283_p2   |     -    |      0|  0|   16|           9|           9|
    |sub_ln1311_fu_378_p2  |     -    |      0|  0|   15|           7|           8|
    |sub_ln97_fu_211_p2    |     -    |      0|  0|   18|          11|          11|
    |icmp_ln100_fu_293_p2  |   icmp   |      0|  0|    9|           4|           3|
    |icmp_ln95_fu_175_p2   |   icmp   |      0|  0|   11|           5|           4|
    |icmp_ln96_fu_221_p2   |   icmp   |      0|  0|   11|           5|           4|
    |icmp_ln99_fu_247_p2   |   icmp   |      0|  0|    9|           4|           3|
    |r_V_fu_408_p2         |   lshr   |      0|  0|   73|          25|          25|
    |p_Val2_17_fu_442_p3   |  select  |      0|  0|   32|           1|          32|
    |p_Val2_18_fu_456_p3   |  select  |      0|  0|   32|           1|          32|
    |ush_fu_388_p3         |  select  |      0|  0|    9|           1|           9|
    |r_V_3_fu_414_p2       |    shl   |      0|  0|  243|          79|          79|
    +----------------------+----------+-------+---+-----+------------+------------+
    |Total                 |          |      0|  0|  621|         199|         284|
    +----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  38|          7|    1|          7|
    |col_0_reg_131           |   9|          2|    5|         10|
    |i_0_reg_153             |   9|          2|    4|          8|
    |j_0_reg_164             |   9|          2|    4|          8|
    |low_0_reg_142           |   9|          2|    5|         10|
    |output_matrix_address0  |  15|          3|   10|         30|
    |output_matrix_d0        |  15|          3|   32|         96|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 104|         21|   61|        169|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |ap_CS_fsm          |  6|   0|    6|          0|
    |col_0_reg_131      |  5|   0|    5|          0|
    |col_reg_472        |  5|   0|    5|          0|
    |i_0_reg_153        |  4|   0|    4|          0|
    |i_reg_493          |  4|   0|    4|          0|
    |j_0_reg_164        |  4|   0|    4|          0|
    |j_reg_506          |  4|   0|    4|          0|
    |low_0_reg_142      |  5|   0|    5|          0|
    |sub_ln101_reg_498  |  8|   0|    9|          1|
    |sub_ln97_reg_477   |  9|   0|   11|          2|
    +-------------------+---+----+-----+-----------+
    |Total              | 54|   0|   57|          3|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | MaxPooBackPropagatio.1 | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | MaxPooBackPropagatio.1 | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | MaxPooBackPropagatio.1 | return value |
|ap_done                    | out |    1| ap_ctrl_hs | MaxPooBackPropagatio.1 | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | MaxPooBackPropagatio.1 | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | MaxPooBackPropagatio.1 | return value |
|input_matrix_address0      | out |    8|  ap_memory |      input_matrix      |     array    |
|input_matrix_ce0           | out |    1|  ap_memory |      input_matrix      |     array    |
|input_matrix_q0            |  in |   32|  ap_memory |      input_matrix      |     array    |
|output_matrix_address0     | out |   10|  ap_memory |      output_matrix     |     array    |
|output_matrix_ce0          | out |    1|  ap_memory |      output_matrix     |     array    |
|output_matrix_we0          | out |    1|  ap_memory |      output_matrix     |     array    |
|output_matrix_d0           | out |   32|  ap_memory |      output_matrix     |     array    |
|max_poo_locate_1_address0  | out |    8|  ap_memory |    max_poo_locate_1    |     array    |
|max_poo_locate_1_ce0       | out |    1|  ap_memory |    max_poo_locate_1    |     array    |
|max_poo_locate_1_q0        |  in |   32|  ap_memory |    max_poo_locate_1    |     array    |
+---------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 
5 --> 6 4 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([200 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [f_b_4_new_network/forw_back_new_network.c:95]   --->   Operation 7 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.75ns)   --->   "br label %.loopexit" [f_b_4_new_network/forw_back_new_network.c:95]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 0.93>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%col_0 = phi i5 [ 0, %0 ], [ %col, %.loopexit.loopexit ]"   --->   Operation 9 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.87ns)   --->   "%icmp_ln95 = icmp eq i5 %col_0, -4" [f_b_4_new_network/forw_back_new_network.c:95]   --->   Operation 11 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.87ns)   --->   "%col = add i5 %col_0, 1" [f_b_4_new_network/forw_back_new_network.c:95]   --->   Operation 12 'add' 'col' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln95, label %.preheader1.preheader, label %.preheader2.preheader" [f_b_4_new_network/forw_back_new_network.c:95]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %col_0, i5 0)" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 14 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i10 %shl_ln to i11" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 15 'zext' 'zext_ln97_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln97_2 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %col_0, i2 0)" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 16 'bitconcatenate' 'shl_ln97_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln97_2 = zext i7 %shl_ln97_2 to i11" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 17 'zext' 'zext_ln97_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.93ns)   --->   "%sub_ln97 = sub i11 %zext_ln97_1, %zext_ln97_2" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 18 'sub' 'sub_ln97' <Predicate = (!icmp_ln95)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.75ns)   --->   "br label %.preheader2" [f_b_4_new_network/forw_back_new_network.c:96]   --->   Operation 19 'br' <Predicate = (!icmp_ln95)> <Delay = 0.75>
ST_2 : Operation 20 [1/1] (0.75ns)   --->   "br label %.preheader1"   --->   Operation 20 'br' <Predicate = (icmp_ln95)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%low_0 = phi i5 [ %low, %1 ], [ 0, %.preheader2.preheader ]"   --->   Operation 21 'phi' 'low_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%low_0_cast = zext i5 %low_0 to i11" [f_b_4_new_network/forw_back_new_network.c:96]   --->   Operation 22 'zext' 'low_0_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 23 'speclooptripcount' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.87ns)   --->   "%icmp_ln96 = icmp eq i5 %low_0, -4" [f_b_4_new_network/forw_back_new_network.c:96]   --->   Operation 24 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.87ns)   --->   "%low = add i5 %low_0, 1" [f_b_4_new_network/forw_back_new_network.c:96]   --->   Operation 25 'add' 'low' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln96, label %.loopexit.loopexit, label %1" [f_b_4_new_network/forw_back_new_network.c:96]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.94ns)   --->   "%add_ln97 = add i11 %sub_ln97, %low_0_cast" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 27 'add' 'add_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i11 %add_ln97 to i32" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 28 'sext' 'sext_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i32 %sext_ln97 to i64" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 29 'zext' 'zext_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%output_matrix_addr = getelementptr [784 x float]* %output_matrix, i64 0, i64 %zext_ln97" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 30 'getelementptr' 'output_matrix_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %output_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 31 'store' <Predicate = (!icmp_ln96)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %.preheader2" [f_b_4_new_network/forw_back_new_network.c:96]   --->   Operation 32 'br' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 33 'br' <Predicate = (icmp_ln96)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.90>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 34 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_125 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 35 'speclooptripcount' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.88ns)   --->   "%icmp_ln99 = icmp eq i4 %i_0, -2" [f_b_4_new_network/forw_back_new_network.c:99]   --->   Operation 36 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.86ns)   --->   "%i = add i4 %i_0, 1" [f_b_4_new_network/forw_back_new_network.c:99]   --->   Operation 37 'add' 'i' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln99, label %3, label %.preheader.preheader" [f_b_4_new_network/forw_back_new_network.c:99]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln8 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i_0, i4 0)" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 39 'bitconcatenate' 'shl_ln8' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i8 %shl_ln8 to i9" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 40 'zext' 'zext_ln101_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln101_2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_0, i1 false)" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 41 'bitconcatenate' 'shl_ln101_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln101_2 = zext i5 %shl_ln101_2 to i9" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 42 'zext' 'zext_ln101_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.90ns)   --->   "%sub_ln101 = sub i9 %zext_ln101_1, %zext_ln101_2" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 43 'sub' 'sub_ln101' <Predicate = (!icmp_ln99)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.75ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:100]   --->   Operation 44 'br' <Predicate = (!icmp_ln99)> <Delay = 0.75>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "ret void" [f_b_4_new_network/forw_back_new_network.c:104]   --->   Operation 45 'ret' <Predicate = (icmp_ln99)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.27>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %j, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 46 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%j_0_cast = zext i4 %j_0 to i9" [f_b_4_new_network/forw_back_new_network.c:100]   --->   Operation 47 'zext' 'j_0_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 48 'speclooptripcount' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.88ns)   --->   "%icmp_ln100 = icmp eq i4 %j_0, -2" [f_b_4_new_network/forw_back_new_network.c:100]   --->   Operation 49 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.86ns)   --->   "%j = add i4 %j_0, 1" [f_b_4_new_network/forw_back_new_network.c:100]   --->   Operation 50 'add' 'j' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100, label %.preheader1.loopexit, label %2" [f_b_4_new_network/forw_back_new_network.c:100]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.92ns)   --->   "%add_ln101 = add i9 %j_0_cast, %sub_ln101" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 52 'add' 'add_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i9 %add_ln101 to i32" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 53 'sext' 'sext_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i32 %sext_ln101 to i64" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 54 'zext' 'zext_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%max_poo_locate_1_add = getelementptr [196 x float]* @max_poo_locate_1, i64 0, i64 %zext_ln101" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 55 'getelementptr' 'max_poo_locate_1_add' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_5 : Operation 56 [2/2] (1.35ns)   --->   "%max_poo_locate_1_loa = load float* %max_poo_locate_1_add, align 4" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 56 'load' 'max_poo_locate_1_loa' <Predicate = (!icmp_ln100)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%input_matrix_addr = getelementptr [196 x float]* %input_matrix, i64 0, i64 %zext_ln101" [f_b_4_new_network/forw_back_new_network.c:102]   --->   Operation 57 'getelementptr' 'input_matrix_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_5 : Operation 58 [2/2] (1.35ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:102]   --->   Operation 58 'load' 'input_matrix_load' <Predicate = (!icmp_ln100)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 59 'br' <Predicate = (icmp_ln100)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 7.25>
ST_6 : Operation 60 [1/2] (1.35ns)   --->   "%max_poo_locate_1_loa = load float* %max_poo_locate_1_add, align 4" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 60 'load' 'max_poo_locate_1_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %max_poo_locate_1_loa to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 61 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 62 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 63 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_V_3 = trunc i32 %p_Val2_s to i23" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 64 'trunc' 'tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_3, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 65 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 66 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 67 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.90ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 68 'add' 'add_ln339' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 69 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.90ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 70 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 71 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.45ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 72 'select' 'ush' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%sext_ln1311_3 = sext i9 %ush to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 73 'sext' 'sext_ln1311_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%sext_ln1311_4 = sext i9 %ush to i25" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 74 'sext' 'sext_ln1311_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_3 to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 75 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_4" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 76 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%r_V_3 = shl i79 %zext_ln682, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 77 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 78 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%zext_ln662 = zext i1 %tmp to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 79 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_3, i32 24, i32 55)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 80 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.45ns) (out node of the LUT)   --->   "%p_Val2_17 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_12" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 81 'select' 'p_Val2_17' <Predicate = true> <Delay = 1.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (1.20ns)   --->   "%result_V_3 = sub i32 0, %p_Val2_17" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 82 'sub' 'result_V_3' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.52ns)   --->   "%p_Val2_18 = select i1 %p_Result_s, i32 %result_V_3, i32 %p_Val2_17" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 83 'select' 'p_Val2_18' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 84 [1/2] (1.35ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:102]   --->   Operation 84 'load' 'input_matrix_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i32 %p_Val2_18 to i64" [f_b_4_new_network/forw_back_new_network.c:102]   --->   Operation 85 'sext' 'sext_ln102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%output_matrix_addr_28 = getelementptr [784 x float]* %output_matrix, i64 0, i64 %sext_ln102" [f_b_4_new_network/forw_back_new_network.c:102]   --->   Operation 86 'getelementptr' 'output_matrix_addr_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (1.35ns)   --->   "store float %input_matrix_load, float* %output_matrix_addr_28, align 4" [f_b_4_new_network/forw_back_new_network.c:102]   --->   Operation 87 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:100]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_poo_locate_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln95      (specmemcore      ) [ 0000000]
br_ln95               (br               ) [ 0111000]
col_0                 (phi              ) [ 0010000]
empty                 (speclooptripcount) [ 0000000]
icmp_ln95             (icmp             ) [ 0011000]
col                   (add              ) [ 0111000]
br_ln95               (br               ) [ 0000000]
shl_ln                (bitconcatenate   ) [ 0000000]
zext_ln97_1           (zext             ) [ 0000000]
shl_ln97_2            (bitconcatenate   ) [ 0000000]
zext_ln97_2           (zext             ) [ 0000000]
sub_ln97              (sub              ) [ 0001000]
br_ln96               (br               ) [ 0011000]
br_ln0                (br               ) [ 0011111]
low_0                 (phi              ) [ 0001000]
low_0_cast            (zext             ) [ 0000000]
empty_124             (speclooptripcount) [ 0000000]
icmp_ln96             (icmp             ) [ 0011000]
low                   (add              ) [ 0011000]
br_ln96               (br               ) [ 0000000]
add_ln97              (add              ) [ 0000000]
sext_ln97             (sext             ) [ 0000000]
zext_ln97             (zext             ) [ 0000000]
output_matrix_addr    (getelementptr    ) [ 0000000]
store_ln97            (store            ) [ 0000000]
br_ln96               (br               ) [ 0011000]
br_ln0                (br               ) [ 0111000]
i_0                   (phi              ) [ 0000100]
empty_125             (speclooptripcount) [ 0000000]
icmp_ln99             (icmp             ) [ 0000111]
i                     (add              ) [ 0010111]
br_ln99               (br               ) [ 0000000]
shl_ln8               (bitconcatenate   ) [ 0000000]
zext_ln101_1          (zext             ) [ 0000000]
shl_ln101_2           (bitconcatenate   ) [ 0000000]
zext_ln101_2          (zext             ) [ 0000000]
sub_ln101             (sub              ) [ 0000011]
br_ln100              (br               ) [ 0000111]
ret_ln104             (ret              ) [ 0000000]
j_0                   (phi              ) [ 0000010]
j_0_cast              (zext             ) [ 0000000]
empty_126             (speclooptripcount) [ 0000000]
icmp_ln100            (icmp             ) [ 0000111]
j                     (add              ) [ 0000111]
br_ln100              (br               ) [ 0000000]
add_ln101             (add              ) [ 0000000]
sext_ln101            (sext             ) [ 0000000]
zext_ln101            (zext             ) [ 0000000]
max_poo_locate_1_add  (getelementptr    ) [ 0000001]
input_matrix_addr     (getelementptr    ) [ 0000001]
br_ln0                (br               ) [ 0010111]
max_poo_locate_1_loa  (load             ) [ 0000000]
p_Val2_s              (bitcast          ) [ 0000000]
p_Result_s            (bitselect        ) [ 0000000]
tmp_V                 (partselect       ) [ 0000000]
tmp_V_3               (trunc            ) [ 0000000]
mantissa_V            (bitconcatenate   ) [ 0000000]
zext_ln682            (zext             ) [ 0000000]
zext_ln339            (zext             ) [ 0000000]
add_ln339             (add              ) [ 0000000]
isNeg                 (bitselect        ) [ 0000000]
sub_ln1311            (sub              ) [ 0000000]
sext_ln1311           (sext             ) [ 0000000]
ush                   (select           ) [ 0000000]
sext_ln1311_3         (sext             ) [ 0000000]
sext_ln1311_4         (sext             ) [ 0000000]
zext_ln1287           (zext             ) [ 0000000]
r_V                   (lshr             ) [ 0000000]
r_V_3                 (shl              ) [ 0000000]
tmp                   (bitselect        ) [ 0000000]
zext_ln662            (zext             ) [ 0000000]
tmp_12                (partselect       ) [ 0000000]
p_Val2_17             (select           ) [ 0000000]
result_V_3            (sub              ) [ 0000000]
p_Val2_18             (select           ) [ 0000000]
input_matrix_load     (load             ) [ 0000000]
sext_ln102            (sext             ) [ 0000000]
output_matrix_addr_28 (getelementptr    ) [ 0000000]
store_ln102           (store            ) [ 0000000]
br_ln100              (br               ) [ 0000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_matrix">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_matrix"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_matrix">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_matrix"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_poo_locate_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_poo_locate_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_hidden_layer2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="output_matrix_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_matrix_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="10" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/3 store_ln102/6 "/>
</bind>
</comp>

<comp id="96" class="1004" name="max_poo_locate_1_add_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_poo_locate_1_add/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_poo_locate_1_loa/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="input_matrix_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="32" slack="0"/>
<pin id="113" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_matrix_addr/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_matrix_load/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="output_matrix_addr_28_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="32" slack="0"/>
<pin id="126" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_matrix_addr_28/6 "/>
</bind>
</comp>

<comp id="131" class="1005" name="col_0_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="1"/>
<pin id="133" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="col_0 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="col_0_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="5" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="low_0_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="1"/>
<pin id="144" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="low_0 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="low_0_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="1" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="low_0/3 "/>
</bind>
</comp>

<comp id="153" class="1005" name="i_0_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="1"/>
<pin id="155" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_0_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="1" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="164" class="1005" name="j_0_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="1"/>
<pin id="166" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="j_0_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="1" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln95_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="0"/>
<pin id="177" dir="0" index="1" bw="5" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="col_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="shl_ln_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="0" index="1" bw="5" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln97_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="0"/>
<pin id="197" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97_1/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="shl_ln97_2_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="0"/>
<pin id="201" dir="0" index="1" bw="5" slack="0"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln97_2/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln97_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97_2/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sub_ln97_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="0"/>
<pin id="213" dir="0" index="1" bw="7" slack="0"/>
<pin id="214" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln97/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="low_0_cast_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="0"/>
<pin id="219" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="low_0_cast/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln96_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="0" index="1" bw="5" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="low_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="low/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln97_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="11" slack="1"/>
<pin id="235" dir="0" index="1" bw="5" slack="0"/>
<pin id="236" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sext_ln97_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="11" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln97/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln97_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="11" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln99_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="4" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="i_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="shl_ln8_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="4" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln8/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln101_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101_1/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="shl_ln101_2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="0"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln101_2/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln101_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101_2/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="sub_ln101_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="5" slack="0"/>
<pin id="286" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln101/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="j_0_cast_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_0_cast/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln100_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="0" index="1" bw="4" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="j_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln101_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="9" slack="1"/>
<pin id="308" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sext_ln101_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="9" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln101_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="9" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_Val2_s_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_Result_s_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="0" index="2" bw="6" slack="0"/>
<pin id="328" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_V_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="6" slack="0"/>
<pin id="336" dir="0" index="3" bw="6" slack="0"/>
<pin id="337" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_V_3_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_3/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="mantissa_V_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="25" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="23" slack="0"/>
<pin id="350" dir="0" index="3" bw="1" slack="0"/>
<pin id="351" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln682_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="25" slack="0"/>
<pin id="358" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln339_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln339_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="0" index="1" bw="8" slack="0"/>
<pin id="367" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="isNeg_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="9" slack="0"/>
<pin id="373" dir="0" index="2" bw="5" slack="0"/>
<pin id="374" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sub_ln1311_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="0"/>
<pin id="381" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sext_ln1311_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="ush_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="9" slack="0"/>
<pin id="391" dir="0" index="2" bw="9" slack="0"/>
<pin id="392" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sext_ln1311_3_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="9" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_3/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="sext_ln1311_4_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="9" slack="0"/>
<pin id="402" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_4/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln1287_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="9" slack="0"/>
<pin id="406" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="r_V_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="25" slack="0"/>
<pin id="410" dir="0" index="1" bw="9" slack="0"/>
<pin id="411" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="r_V_3_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="25" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="25" slack="0"/>
<pin id="423" dir="0" index="2" bw="6" slack="0"/>
<pin id="424" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln662_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_12_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="79" slack="0"/>
<pin id="435" dir="0" index="2" bw="6" slack="0"/>
<pin id="436" dir="0" index="3" bw="7" slack="0"/>
<pin id="437" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_Val2_17_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="0" index="2" bw="32" slack="0"/>
<pin id="446" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_17/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="result_V_3_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_3/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="p_Val2_18_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="0" index="2" bw="32" slack="0"/>
<pin id="460" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_18/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="sext_ln102_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102/6 "/>
</bind>
</comp>

<comp id="472" class="1005" name="col_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="5" slack="0"/>
<pin id="474" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="477" class="1005" name="sub_ln97_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="11" slack="1"/>
<pin id="479" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln97 "/>
</bind>
</comp>

<comp id="485" class="1005" name="low_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="5" slack="0"/>
<pin id="487" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="low "/>
</bind>
</comp>

<comp id="493" class="1005" name="i_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="4" slack="0"/>
<pin id="495" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="498" class="1005" name="sub_ln101_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="9" slack="1"/>
<pin id="500" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln101 "/>
</bind>
</comp>

<comp id="506" class="1005" name="j_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="0"/>
<pin id="508" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="511" class="1005" name="max_poo_locate_1_add_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="1"/>
<pin id="513" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="max_poo_locate_1_add "/>
</bind>
</comp>

<comp id="516" class="1005" name="input_matrix_addr_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="1"/>
<pin id="518" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="95"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="116" pin="3"/><net_sink comp="89" pin=1"/></net>

<net id="130"><net_src comp="122" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="135" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="135" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="135" pin="4"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="135" pin="4"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="210"><net_src comp="199" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="195" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="207" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="146" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="146" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="22" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="146" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="24" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="217" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="233" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="251"><net_src comp="157" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="40" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="157" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="42" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="44" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="157" pin="4"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="46" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="157" pin="4"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="48" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="282"><net_src comp="271" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="267" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="279" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="168" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="168" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="40" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="168" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="42" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="289" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="305" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="323"><net_src comp="103" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="50" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="52" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="338"><net_src comp="54" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="320" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="56" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="58" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="345"><net_src comp="320" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="60" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="62" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="342" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="48" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="359"><net_src comp="346" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="332" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="64" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="66" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="364" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="68" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="382"><net_src comp="70" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="332" pin="4"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="370" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="364" pin="2"/><net_sink comp="388" pin=2"/></net>

<net id="399"><net_src comp="388" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="388" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="396" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="346" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="400" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="356" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="404" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="72" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="408" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="74" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="431"><net_src comp="420" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="76" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="414" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="74" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="78" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="447"><net_src comp="370" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="428" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="432" pin="4"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="80" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="442" pin="3"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="324" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="450" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="442" pin="3"/><net_sink comp="456" pin=2"/></net>

<net id="467"><net_src comp="456" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="475"><net_src comp="181" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="480"><net_src comp="211" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="488"><net_src comp="227" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="496"><net_src comp="253" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="501"><net_src comp="283" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="509"><net_src comp="299" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="514"><net_src comp="96" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="519"><net_src comp="109" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="116" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_matrix | {3 6 }
	Port: max_poo_locate_1 | {}
 - Input state : 
	Port: MaxPooBackPropagatio.1 : input_matrix | {5 6 }
	Port: MaxPooBackPropagatio.1 : max_poo_locate_1 | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln95 : 1
		col : 1
		br_ln95 : 2
		shl_ln : 1
		zext_ln97_1 : 2
		shl_ln97_2 : 1
		zext_ln97_2 : 2
		sub_ln97 : 3
	State 3
		low_0_cast : 1
		icmp_ln96 : 1
		low : 1
		br_ln96 : 2
		add_ln97 : 2
		sext_ln97 : 3
		zext_ln97 : 4
		output_matrix_addr : 5
		store_ln97 : 6
	State 4
		icmp_ln99 : 1
		i : 1
		br_ln99 : 2
		shl_ln8 : 1
		zext_ln101_1 : 2
		shl_ln101_2 : 1
		zext_ln101_2 : 2
		sub_ln101 : 3
	State 5
		j_0_cast : 1
		icmp_ln100 : 1
		j : 1
		br_ln100 : 2
		add_ln101 : 2
		sext_ln101 : 3
		zext_ln101 : 4
		max_poo_locate_1_add : 5
		max_poo_locate_1_loa : 6
		input_matrix_addr : 5
		input_matrix_load : 6
	State 6
		p_Val2_s : 1
		p_Result_s : 2
		tmp_V : 2
		tmp_V_3 : 2
		mantissa_V : 3
		zext_ln682 : 4
		zext_ln339 : 3
		add_ln339 : 4
		isNeg : 5
		sub_ln1311 : 3
		sext_ln1311 : 4
		ush : 6
		sext_ln1311_3 : 7
		sext_ln1311_4 : 7
		zext_ln1287 : 8
		r_V : 8
		r_V_3 : 9
		tmp : 9
		zext_ln662 : 10
		tmp_12 : 10
		p_Val2_17 : 11
		result_V_3 : 12
		p_Val2_18 : 13
		sext_ln102 : 14
		output_matrix_addr_28 : 15
		store_ln102 : 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |      col_fu_181      |    0    |    15   |
|          |      low_fu_227      |    0    |    15   |
|          |    add_ln97_fu_233   |    0    |    18   |
|    add   |       i_fu_253       |    0    |    12   |
|          |       j_fu_299       |    0    |    12   |
|          |   add_ln101_fu_305   |    0    |    16   |
|          |   add_ln339_fu_364   |    0    |    15   |
|----------|----------------------|---------|---------|
|    shl   |     r_V_3_fu_414     |    0    |   101   |
|----------|----------------------|---------|---------|
|          |    sub_ln97_fu_211   |    0    |    17   |
|    sub   |   sub_ln101_fu_283   |    0    |    15   |
|          |   sub_ln1311_fu_378  |    0    |    15   |
|          |   result_V_3_fu_450  |    0    |    39   |
|----------|----------------------|---------|---------|
|          |      ush_fu_388      |    0    |    9    |
|  select  |   p_Val2_17_fu_442   |    0    |    32   |
|          |   p_Val2_18_fu_456   |    0    |    32   |
|----------|----------------------|---------|---------|
|   lshr   |      r_V_fu_408      |    0    |    73   |
|----------|----------------------|---------|---------|
|          |   icmp_ln95_fu_175   |    0    |    11   |
|   icmp   |   icmp_ln96_fu_221   |    0    |    11   |
|          |   icmp_ln99_fu_247   |    0    |    9    |
|          |   icmp_ln100_fu_293  |    0    |    9    |
|----------|----------------------|---------|---------|
|          |     shl_ln_fu_187    |    0    |    0    |
|          |   shl_ln97_2_fu_199  |    0    |    0    |
|bitconcatenate|    shl_ln8_fu_259    |    0    |    0    |
|          |  shl_ln101_2_fu_271  |    0    |    0    |
|          |   mantissa_V_fu_346  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  zext_ln97_1_fu_195  |    0    |    0    |
|          |  zext_ln97_2_fu_207  |    0    |    0    |
|          |   low_0_cast_fu_217  |    0    |    0    |
|          |   zext_ln97_fu_242   |    0    |    0    |
|          |  zext_ln101_1_fu_267 |    0    |    0    |
|   zext   |  zext_ln101_2_fu_279 |    0    |    0    |
|          |    j_0_cast_fu_289   |    0    |    0    |
|          |   zext_ln101_fu_314  |    0    |    0    |
|          |   zext_ln682_fu_356  |    0    |    0    |
|          |   zext_ln339_fu_360  |    0    |    0    |
|          |  zext_ln1287_fu_404  |    0    |    0    |
|          |   zext_ln662_fu_428  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   sext_ln97_fu_238   |    0    |    0    |
|          |   sext_ln101_fu_310  |    0    |    0    |
|   sext   |  sext_ln1311_fu_384  |    0    |    0    |
|          | sext_ln1311_3_fu_396 |    0    |    0    |
|          | sext_ln1311_4_fu_400 |    0    |    0    |
|          |   sext_ln102_fu_464  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   p_Result_s_fu_324  |    0    |    0    |
| bitselect|     isNeg_fu_370     |    0    |    0    |
|          |      tmp_fu_420      |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|     tmp_V_fu_332     |    0    |    0    |
|          |     tmp_12_fu_432    |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |    tmp_V_3_fu_342    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   476   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        col_0_reg_131       |    5   |
|         col_reg_472        |    5   |
|         i_0_reg_153        |    4   |
|          i_reg_493         |    4   |
|  input_matrix_addr_reg_516 |    8   |
|         j_0_reg_164        |    4   |
|          j_reg_506         |    4   |
|        low_0_reg_142       |    5   |
|         low_reg_485        |    5   |
|max_poo_locate_1_add_reg_511|    8   |
|      sub_ln101_reg_498     |    9   |
|      sub_ln97_reg_477      |   11   |
+----------------------------+--------+
|            Total           |   72   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_89 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_103 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_116 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   116  ||   3.02  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   476  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   36   |
|  Register |    -   |   72   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   72   |   512  |
+-----------+--------+--------+--------+
