/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire [4:0] celloutsig_0_0z;
  wire [20:0] celloutsig_0_10z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [18:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [16:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~((celloutsig_1_6z | celloutsig_1_5z) & (celloutsig_1_5z | celloutsig_1_8z[0]));
  assign celloutsig_0_16z = ~((celloutsig_0_6z[2] | _00_) & (celloutsig_0_8z | celloutsig_0_6z[1]));
  assign celloutsig_1_5z = ~((in_data[106] | celloutsig_1_4z) & (celloutsig_1_2z | celloutsig_1_1z[1]));
  assign celloutsig_0_2z = ~((celloutsig_0_0z[2] | in_data[74]) & (celloutsig_0_0z[4] | in_data[85]));
  assign celloutsig_1_9z = ~((in_data[159] | celloutsig_1_7z[8]) & (celloutsig_1_2z | celloutsig_1_5z));
  assign celloutsig_1_14z = ~((celloutsig_1_11z | celloutsig_1_7z[8]) & (celloutsig_1_11z | celloutsig_1_12z));
  reg [2:0] _08_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _08_ <= 3'h0;
    else _08_ <= celloutsig_0_0z[3:1];
  assign { _01_[2:1], _00_ } = _08_;
  assign celloutsig_0_5z = ~ { celloutsig_0_3z[11:2], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_6z = ~ { celloutsig_0_1z[3:2], celloutsig_0_2z };
  assign celloutsig_1_0z = ~ in_data[152:148];
  assign celloutsig_0_8z = in_data[44] & celloutsig_0_5z[1];
  assign celloutsig_1_6z = celloutsig_1_0z[3] & celloutsig_1_3z;
  assign celloutsig_1_12z = ~^ { in_data[160], celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_1_16z = ^ { in_data[124:116], celloutsig_1_1z };
  assign celloutsig_0_4z = ^ { celloutsig_0_3z[16:5], celloutsig_0_2z };
  assign celloutsig_1_2z = ^ in_data[157:148];
  assign celloutsig_1_3z = ^ { in_data[157:155], celloutsig_1_2z };
  assign celloutsig_1_4z = ^ { in_data[153:150], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_11z = ^ { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_0_0z = in_data[22:18] - in_data[15:11];
  assign celloutsig_1_18z = { celloutsig_1_0z[4:2], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_9z } - { celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_16z };
  assign celloutsig_0_3z = { celloutsig_0_0z[4:3], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } - in_data[75:57];
  assign celloutsig_0_7z = { celloutsig_0_3z[15:11], celloutsig_0_4z } - in_data[57:52];
  assign celloutsig_0_1z = celloutsig_0_0z - celloutsig_0_0z;
  assign celloutsig_0_17z = { _01_[2:1], _00_ } - celloutsig_0_10z[19:17];
  assign celloutsig_1_8z = { in_data[121:120], celloutsig_1_3z } - { celloutsig_1_7z[8:7], celloutsig_1_7z[8] };
  always_latch
    if (!clkin_data[32]) celloutsig_1_1z = 3'h0;
    else if (clkin_data[64]) celloutsig_1_1z = celloutsig_1_0z[2:0];
  assign { celloutsig_0_10z[17:15], celloutsig_0_10z[5], celloutsig_0_10z[11:6], celloutsig_0_10z[4:0], celloutsig_0_10z[20:18] } = ~ { _01_[2:1], _00_, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z, in_data[92:90] };
  assign { celloutsig_1_7z[1], celloutsig_1_7z[7], celloutsig_1_7z[0], celloutsig_1_7z[8], celloutsig_1_7z[5:3] } = ~ { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign _01_[0] = _00_;
  assign celloutsig_0_10z[14:12] = celloutsig_0_10z[17:15];
  assign { celloutsig_1_7z[6], celloutsig_1_7z[2] } = celloutsig_1_7z[8:7];
  assign { out_data[135:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
