<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Global &amp; Other Fast Signals</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Name</TH>
<TH>Location</TH>
<TH>Fan-Out</TH>
<TH>Fan-Out Using Intentional Clock Skew</TH>
<TH>Global Resource Used</TH>
<TH>Global Line Name</TH>
<TH>Enable Signal Source Name</TH>
</TR>
</thead><tbody><TR >
<TD >CLOCK_50</TD>
<TD >PIN_AJ16</TD>
<TD >1614</TD>
<TD >27</TD>
<TD >Global Clock</TD>
<TD >GCLK27</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >FF_X30_Y65_N13</TD>
<TD >531</TD>
<TD >0</TD>
<TD >Global Clock</TD>
<TD >GCLK10</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >FF_X48_Y7_N3</TD>
<TD >920</TD>
<TD >0</TD>
<TD >Global Clock</TD>
<TD >GCLK26</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >FF_X57_Y90_N1</TD>
<TD >637</TD>
<TD >0</TD>
<TD >Global Clock</TD>
<TD >GCLK20</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|merged_reset~0</TD>
<TD >LCCOMB_X1_Y46_N16</TD>
<TD >6</TD>
<TD >0</TD>
<TD >Global Clock</TD>
<TD >GCLK8</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >FF_X116_Y45_N17</TD>
<TD >953</TD>
<TD >0</TD>
<TD >Global Clock</TD>
<TD >GCLK14</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1|wire_pll7_clk[1]</TD>
<TD >PLL_1</TD>
<TD >1564</TD>
<TD >146</TD>
<TD >Global Clock</TD>
<TD >GCLK29</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1|wire_pll7_clk[2]</TD>
<TD >PLL_1</TD>
<TD >125</TD>
<TD >5</TD>
<TD >Global Clock</TD>
<TD >GCLK28</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn</TD>
<TD >FF_X4_Y34_N5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >Global Clock</TD>
<TD >GCLK11</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr</TD>
<TD >FF_X116_Y45_N11</TD>
<TD >437</TD>
<TD >0</TD>
<TD >Global Clock</TD>
<TD >GCLK13</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr</TD>
<TD >FF_X1_Y45_N17</TD>
<TD >1394</TD>
<TD >0</TD>
<TD >Global Clock</TD>
<TD >GCLK3</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|core_clk_out</TD>
<TD >PCIEHIP_X0_Y16_N5</TD>
<TD >5082</TD>
<TD >100</TD>
<TD >Global Clock</TD>
<TD >GCLK4</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n</TD>
<TD >FF_X1_Y44_N1</TD>
<TD >1420</TD>
<TD >0</TD>
<TD >Global Clock</TD>
<TD >GCLK2</TD>
<TD >--</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
