Analysis & Synthesis Status : Successful - Wed Oct 02 16:34:45 2019
Quartus Prime Version : 18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name : C5_NIOSII_SPI_SLVSEC
Top-level Entity Name : C5_NIOSII_SPI_SLVSEC_TOP
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 2870
Total pins : 28
Total virtual pins : 0
Total block memory bits : 1,112,960
Total DSP Blocks : 3
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 1
Total DLLs : 0
