$date
	Thu Feb  5 23:21:48 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module main $end
$var wire 16 ! inst [15:0] $end
$var wire 1 " clk $end
$var reg 16 # cycle [15:0] $end
$var reg 4 $ opcode [3:0] $end
$var reg 16 % pc [15:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
bx $
b0 #
1"
b0 !
$end
#5
0"
#10
b10001 !
b1 %
b1 #
b0 $
1"
#15
0"
#20
b100010 !
b10 %
b10 #
1"
#25
0"
#30
b110011 !
b11 %
b11 #
1"
#35
0"
#40
b1000100 !
b100 %
b100 #
1"
#45
0"
#50
b1000100100010 !
b101 %
b101 #
1"
#55
0"
#60
b10000000000101 !
b110 %
b110 #
b1 $
1"
#65
0"
#70
b111 #
b1000100100010 !
b101 %
b10 $
1"
#75
0"
#80
b10000000000101 !
b110 %
b1000 #
b1 $
1"
#85
0"
#90
b1001 #
b1000100100010 !
b101 %
b10 $
1"
#95
0"
#100
b10000000000101 !
b110 %
b1010 #
b1 $
1"
#105
0"
#110
b1011 #
b1000100100010 !
b101 %
b10 $
1"
#115
0"
#120
b10000000000101 !
b110 %
b1100 #
b1 $
1"
#125
0"
#130
b1101 #
b1000100100010 !
b101 %
b10 $
1"
#135
0"
#140
b10000000000101 !
b110 %
b1110 #
b1 $
1"
#145
0"
#150
b1111 #
b1000100100010 !
b101 %
b10 $
1"
#155
0"
#160
b10000000000101 !
b110 %
b10000 #
b1 $
1"
#165
0"
#170
b10001 #
b1000100100010 !
b101 %
b10 $
1"
#175
0"
#180
b10000000000101 !
b110 %
b10010 #
b1 $
1"
#185
0"
#190
b10011 #
b1000100100010 !
b101 %
b10 $
1"
#195
0"
#200
b10000000000101 !
b110 %
b10100 #
b1 $
1"
#205
0"
#210
b10 $
1"
