

================================================================
== Vitis HLS Report for 'dataflow_section'
================================================================
* Date:           Fri Apr 21 17:46:37 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.241 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     4003|     4003|  40.030 us|  40.030 us|  4004|  4004|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%biases_buf_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_7"   --->   Operation 11 'read' 'biases_buf_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%biases_buf_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_6"   --->   Operation 12 'read' 'biases_buf_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%biases_buf_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_5"   --->   Operation 13 'read' 'biases_buf_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%biases_buf_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_4"   --->   Operation 14 'read' 'biases_buf_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%biases_buf_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_3"   --->   Operation 15 'read' 'biases_buf_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%biases_buf_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_2"   --->   Operation 16 'read' 'biases_buf_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%biases_buf_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_1"   --->   Operation 17 'read' 'biases_buf_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%biases_buf_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_0"   --->   Operation 18 'read' 'biases_buf_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_0 = alloca i64 1"   --->   Operation 19 'alloca' 'conv_to_pool_streams_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_1 = alloca i64 1"   --->   Operation 20 'alloca' 'conv_to_pool_streams_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_2 = alloca i64 1"   --->   Operation 21 'alloca' 'conv_to_pool_streams_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_3 = alloca i64 1"   --->   Operation 22 'alloca' 'conv_to_pool_streams_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_4 = alloca i64 1"   --->   Operation 23 'alloca' 'conv_to_pool_streams_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_5 = alloca i64 1"   --->   Operation 24 'alloca' 'conv_to_pool_streams_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_6 = alloca i64 1"   --->   Operation 25 'alloca' 'conv_to_pool_streams_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_7 = alloca i64 1"   --->   Operation 26 'alloca' 'conv_to_pool_streams_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_0 = alloca i64 1"   --->   Operation 27 'alloca' 'pool_to_flat_streams_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_1 = alloca i64 1"   --->   Operation 28 'alloca' 'pool_to_flat_streams_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_2 = alloca i64 1"   --->   Operation 29 'alloca' 'pool_to_flat_streams_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_3 = alloca i64 1"   --->   Operation 30 'alloca' 'pool_to_flat_streams_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_4 = alloca i64 1"   --->   Operation 31 'alloca' 'pool_to_flat_streams_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_5 = alloca i64 1"   --->   Operation 32 'alloca' 'pool_to_flat_streams_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_6 = alloca i64 1"   --->   Operation 33 'alloca' 'pool_to_flat_streams_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_7 = alloca i64 1"   --->   Operation 34 'alloca' 'pool_to_flat_streams_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_0 = alloca i64 1"   --->   Operation 35 'alloca' 'flat_to_dense_streams_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_1 = alloca i64 1"   --->   Operation 36 'alloca' 'flat_to_dense_streams_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_2 = alloca i64 1"   --->   Operation 37 'alloca' 'flat_to_dense_streams_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_3 = alloca i64 1"   --->   Operation 38 'alloca' 'flat_to_dense_streams_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_4 = alloca i64 1"   --->   Operation 39 'alloca' 'flat_to_dense_streams_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_5 = alloca i64 1"   --->   Operation 40 'alloca' 'flat_to_dense_streams_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_6 = alloca i64 1"   --->   Operation 41 'alloca' 'flat_to_dense_streams_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_7 = alloca i64 1"   --->   Operation 42 'alloca' 'flat_to_dense_streams_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_0 = alloca i64 1"   --->   Operation 43 'alloca' 'dense_to_softmax_streams_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_1 = alloca i64 1"   --->   Operation 44 'alloca' 'dense_to_softmax_streams_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_2 = alloca i64 1"   --->   Operation 45 'alloca' 'dense_to_softmax_streams_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_3 = alloca i64 1"   --->   Operation 46 'alloca' 'dense_to_softmax_streams_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_4 = alloca i64 1"   --->   Operation 47 'alloca' 'dense_to_softmax_streams_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_5 = alloca i64 1"   --->   Operation 48 'alloca' 'dense_to_softmax_streams_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_6 = alloca i64 1"   --->   Operation 49 'alloca' 'dense_to_softmax_streams_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_7 = alloca i64 1"   --->   Operation 50 'alloca' 'dense_to_softmax_streams_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln54 = call void @convolutional_layer, i32 %pad_img, i32 %pad_img1, i32 %pad_img2, i32 %pad_img3, i32 %pad_img4, i32 %pad_img5, i32 %pad_img6, i32 %pad_img7, i32 %weight_buf_0, i32 %weight_buf_1, i32 %weight_buf_2, i32 %weight_buf_3, i32 %weight_buf_4, i32 %weight_buf_5, i32 %weight_buf_6, i32 %weight_buf_7, i32 %biases_buf_0_read, i32 %biases_buf_1_read, i32 %biases_buf_2_read, i32 %biases_buf_3_read, i32 %biases_buf_4_read, i32 %biases_buf_5_read, i32 %biases_buf_6_read, i32 %biases_buf_7_read, i32 %conv_to_pool_streams_0, i32 %conv_to_pool_streams_1, i32 %conv_to_pool_streams_2, i32 %conv_to_pool_streams_3, i32 %conv_to_pool_streams_4, i32 %conv_to_pool_streams_5, i32 %conv_to_pool_streams_6, i32 %conv_to_pool_streams_7" [cnn.cc:54]   --->   Operation 51 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln54 = call void @convolutional_layer, i32 %pad_img, i32 %pad_img1, i32 %pad_img2, i32 %pad_img3, i32 %pad_img4, i32 %pad_img5, i32 %pad_img6, i32 %pad_img7, i32 %weight_buf_0, i32 %weight_buf_1, i32 %weight_buf_2, i32 %weight_buf_3, i32 %weight_buf_4, i32 %weight_buf_5, i32 %weight_buf_6, i32 %weight_buf_7, i32 %biases_buf_0_read, i32 %biases_buf_1_read, i32 %biases_buf_2_read, i32 %biases_buf_3_read, i32 %biases_buf_4_read, i32 %biases_buf_5_read, i32 %biases_buf_6_read, i32 %biases_buf_7_read, i32 %conv_to_pool_streams_0, i32 %conv_to_pool_streams_1, i32 %conv_to_pool_streams_2, i32 %conv_to_pool_streams_3, i32 %conv_to_pool_streams_4, i32 %conv_to_pool_streams_5, i32 %conv_to_pool_streams_6, i32 %conv_to_pool_streams_7" [cnn.cc:54]   --->   Operation 52 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln76 = call void @max_pooling_layer, i32 %conv_to_pool_streams_0, i32 %conv_to_pool_streams_1, i32 %conv_to_pool_streams_2, i32 %conv_to_pool_streams_3, i32 %conv_to_pool_streams_4, i32 %conv_to_pool_streams_5, i32 %conv_to_pool_streams_6, i32 %conv_to_pool_streams_7, i32 %pool_to_flat_streams_0, i32 %pool_to_flat_streams_1, i32 %pool_to_flat_streams_2, i32 %pool_to_flat_streams_3, i32 %pool_to_flat_streams_4, i32 %pool_to_flat_streams_5, i32 %pool_to_flat_streams_6, i32 %pool_to_flat_streams_7" [cnn.cc:76]   --->   Operation 53 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln76 = call void @max_pooling_layer, i32 %conv_to_pool_streams_0, i32 %conv_to_pool_streams_1, i32 %conv_to_pool_streams_2, i32 %conv_to_pool_streams_3, i32 %conv_to_pool_streams_4, i32 %conv_to_pool_streams_5, i32 %conv_to_pool_streams_6, i32 %conv_to_pool_streams_7, i32 %pool_to_flat_streams_0, i32 %pool_to_flat_streams_1, i32 %pool_to_flat_streams_2, i32 %pool_to_flat_streams_3, i32 %pool_to_flat_streams_4, i32 %pool_to_flat_streams_5, i32 %pool_to_flat_streams_6, i32 %pool_to_flat_streams_7" [cnn.cc:76]   --->   Operation 54 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln86 = call void @flattening_layer, i32 %pool_to_flat_streams_0, i32 %pool_to_flat_streams_1, i32 %pool_to_flat_streams_2, i32 %pool_to_flat_streams_3, i32 %pool_to_flat_streams_4, i32 %pool_to_flat_streams_5, i32 %pool_to_flat_streams_6, i32 %pool_to_flat_streams_7, i32 %flat_to_dense_streams_0, i32 %flat_to_dense_streams_1, i32 %flat_to_dense_streams_2, i32 %flat_to_dense_streams_3, i32 %flat_to_dense_streams_4, i32 %flat_to_dense_streams_5, i32 %flat_to_dense_streams_6, i32 %flat_to_dense_streams_7" [cnn.cc:86]   --->   Operation 55 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln86 = call void @flattening_layer, i32 %pool_to_flat_streams_0, i32 %pool_to_flat_streams_1, i32 %pool_to_flat_streams_2, i32 %pool_to_flat_streams_3, i32 %pool_to_flat_streams_4, i32 %pool_to_flat_streams_5, i32 %pool_to_flat_streams_6, i32 %pool_to_flat_streams_7, i32 %flat_to_dense_streams_0, i32 %flat_to_dense_streams_1, i32 %flat_to_dense_streams_2, i32 %flat_to_dense_streams_3, i32 %flat_to_dense_streams_4, i32 %flat_to_dense_streams_5, i32 %flat_to_dense_streams_6, i32 %flat_to_dense_streams_7" [cnn.cc:86]   --->   Operation 56 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln90 = call void @dense_layer, i32 %flat_to_dense_streams_0, i32 %flat_to_dense_streams_1, i32 %flat_to_dense_streams_2, i32 %flat_to_dense_streams_3, i32 %flat_to_dense_streams_4, i32 %flat_to_dense_streams_5, i32 %flat_to_dense_streams_6, i32 %flat_to_dense_streams_7, i32 %dense_to_softmax_streams_0, i32 %dense_to_softmax_streams_1, i32 %dense_to_softmax_streams_2, i32 %dense_to_softmax_streams_3, i32 %dense_to_softmax_streams_4, i32 %dense_to_softmax_streams_5, i32 %dense_to_softmax_streams_6, i32 %dense_to_softmax_streams_7, i32 %dense_weights_72, i32 %dense_weights_65, i32 %dense_weights_58, i32 %dense_weights_51, i32 %dense_weights_44, i32 %dense_weights_37, i32 %dense_weights_30, i32 %dense_weights_23, i32 %dense_weights_16, i32 %dense_weights, i32 %dense_weights_73, i32 %dense_weights_66, i32 %dense_weights_59, i32 %dense_weights_52, i32 %dense_weights_45, i32 %dense_weights_38, i32 %dense_weights_31, i32 %dense_weights_24, i32 %dense_weights_17, i32 %dense_weights_10, i32 %dense_weights_74, i32 %dense_weights_67, i32 %dense_weights_60, i32 %dense_weights_53, i32 %dense_weights_46, i32 %dense_weights_39, i32 %dense_weights_32, i32 %dense_weights_25, i32 %dense_weights_18, i32 %dense_weights_11, i32 %dense_weights_75, i32 %dense_weights_68, i32 %dense_weights_61, i32 %dense_weights_54, i32 %dense_weights_47, i32 %dense_weights_40, i32 %dense_weights_33, i32 %dense_weights_26, i32 %dense_weights_19, i32 %dense_weights_12, i32 %dense_weights_76, i32 %dense_weights_69, i32 %dense_weights_62, i32 %dense_weights_55, i32 %dense_weights_48, i32 %dense_weights_41, i32 %dense_weights_34, i32 %dense_weights_27, i32 %dense_weights_20, i32 %dense_weights_13, i32 %dense_weights_77, i32 %dense_weights_70, i32 %dense_weights_63, i32 %dense_weights_56, i32 %dense_weights_49, i32 %dense_weights_42, i32 %dense_weights_35, i32 %dense_weights_28, i32 %dense_weights_21, i32 %dense_weights_14, i32 %dense_weights_78, i32 %dense_weights_71, i32 %dense_weights_64, i32 %dense_weights_57, i32 %dense_weights_50, i32 %dense_weights_43, i32 %dense_weights_36, i32 %dense_weights_29, i32 %dense_weights_22, i32 %dense_weights_15, i32 %dense_weights_0, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_weights_8, i32 %dense_weights_9" [cnn.cc:90]   --->   Operation 57 'call' 'call_ln90' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln90 = call void @dense_layer, i32 %flat_to_dense_streams_0, i32 %flat_to_dense_streams_1, i32 %flat_to_dense_streams_2, i32 %flat_to_dense_streams_3, i32 %flat_to_dense_streams_4, i32 %flat_to_dense_streams_5, i32 %flat_to_dense_streams_6, i32 %flat_to_dense_streams_7, i32 %dense_to_softmax_streams_0, i32 %dense_to_softmax_streams_1, i32 %dense_to_softmax_streams_2, i32 %dense_to_softmax_streams_3, i32 %dense_to_softmax_streams_4, i32 %dense_to_softmax_streams_5, i32 %dense_to_softmax_streams_6, i32 %dense_to_softmax_streams_7, i32 %dense_weights_72, i32 %dense_weights_65, i32 %dense_weights_58, i32 %dense_weights_51, i32 %dense_weights_44, i32 %dense_weights_37, i32 %dense_weights_30, i32 %dense_weights_23, i32 %dense_weights_16, i32 %dense_weights, i32 %dense_weights_73, i32 %dense_weights_66, i32 %dense_weights_59, i32 %dense_weights_52, i32 %dense_weights_45, i32 %dense_weights_38, i32 %dense_weights_31, i32 %dense_weights_24, i32 %dense_weights_17, i32 %dense_weights_10, i32 %dense_weights_74, i32 %dense_weights_67, i32 %dense_weights_60, i32 %dense_weights_53, i32 %dense_weights_46, i32 %dense_weights_39, i32 %dense_weights_32, i32 %dense_weights_25, i32 %dense_weights_18, i32 %dense_weights_11, i32 %dense_weights_75, i32 %dense_weights_68, i32 %dense_weights_61, i32 %dense_weights_54, i32 %dense_weights_47, i32 %dense_weights_40, i32 %dense_weights_33, i32 %dense_weights_26, i32 %dense_weights_19, i32 %dense_weights_12, i32 %dense_weights_76, i32 %dense_weights_69, i32 %dense_weights_62, i32 %dense_weights_55, i32 %dense_weights_48, i32 %dense_weights_41, i32 %dense_weights_34, i32 %dense_weights_27, i32 %dense_weights_20, i32 %dense_weights_13, i32 %dense_weights_77, i32 %dense_weights_70, i32 %dense_weights_63, i32 %dense_weights_56, i32 %dense_weights_49, i32 %dense_weights_42, i32 %dense_weights_35, i32 %dense_weights_28, i32 %dense_weights_21, i32 %dense_weights_14, i32 %dense_weights_78, i32 %dense_weights_71, i32 %dense_weights_64, i32 %dense_weights_57, i32 %dense_weights_50, i32 %dense_weights_43, i32 %dense_weights_36, i32 %dense_weights_29, i32 %dense_weights_22, i32 %dense_weights_15, i32 %dense_weights_0, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_weights_8, i32 %dense_weights_9" [cnn.cc:90]   --->   Operation 58 'call' 'call_ln90' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln93 = call void @dense_layer_soft_max, i32 %dense_to_softmax_streams_0, i32 %dense_to_softmax_streams_1, i32 %dense_to_softmax_streams_2, i32 %dense_to_softmax_streams_3, i32 %dense_to_softmax_streams_4, i32 %dense_to_softmax_streams_5, i32 %dense_to_softmax_streams_6, i32 %dense_to_softmax_streams_7, i32 %prediction, i32 %dense_biases" [cnn.cc:93]   --->   Operation 59 'call' 'call_ln93' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln6 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0" [/home/ytq/codeField/undergraduate/CNN_Accelerator/Code/Vitis-HLS/Project/solution1/directives.tcl:6]   --->   Operation 60 'specdataflowpipeline' 'specdataflowpipeline_ln6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prediction, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_0_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams_0, i32 %conv_to_pool_streams_0"   --->   Operation 62 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%empty_63 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_1_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams_1, i32 %conv_to_pool_streams_1"   --->   Operation 64 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%empty_64 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_2_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams_2, i32 %conv_to_pool_streams_2"   --->   Operation 66 'specchannel' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%empty_65 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_3_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams_3, i32 %conv_to_pool_streams_3"   --->   Operation 68 'specchannel' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%empty_66 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_4_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams_4, i32 %conv_to_pool_streams_4"   --->   Operation 70 'specchannel' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%empty_67 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_5_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams_5, i32 %conv_to_pool_streams_5"   --->   Operation 72 'specchannel' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%empty_68 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_6_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams_6, i32 %conv_to_pool_streams_6"   --->   Operation 74 'specchannel' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%empty_69 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_7_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams_7, i32 %conv_to_pool_streams_7"   --->   Operation 76 'specchannel' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%empty_70 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_0_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams_0, i32 %pool_to_flat_streams_0"   --->   Operation 78 'specchannel' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%empty_71 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_1_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams_1, i32 %pool_to_flat_streams_1"   --->   Operation 80 'specchannel' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%empty_72 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_2_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams_2, i32 %pool_to_flat_streams_2"   --->   Operation 82 'specchannel' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%empty_73 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_3_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams_3, i32 %pool_to_flat_streams_3"   --->   Operation 84 'specchannel' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%empty_74 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_4_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams_4, i32 %pool_to_flat_streams_4"   --->   Operation 86 'specchannel' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%empty_75 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_5_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams_5, i32 %pool_to_flat_streams_5"   --->   Operation 88 'specchannel' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%empty_76 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_6_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams_6, i32 %pool_to_flat_streams_6"   --->   Operation 90 'specchannel' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%empty_77 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_7_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams_7, i32 %pool_to_flat_streams_7"   --->   Operation 92 'specchannel' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%empty_78 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_0_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams_0, i32 %flat_to_dense_streams_0"   --->   Operation 94 'specchannel' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%empty_79 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_1_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams_1, i32 %flat_to_dense_streams_1"   --->   Operation 96 'specchannel' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%empty_80 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_2_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams_2, i32 %flat_to_dense_streams_2"   --->   Operation 98 'specchannel' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%empty_81 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_3_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams_3, i32 %flat_to_dense_streams_3"   --->   Operation 100 'specchannel' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%empty_82 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_4_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams_4, i32 %flat_to_dense_streams_4"   --->   Operation 102 'specchannel' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%empty_83 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_5_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams_5, i32 %flat_to_dense_streams_5"   --->   Operation 104 'specchannel' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%empty_84 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_6_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams_6, i32 %flat_to_dense_streams_6"   --->   Operation 106 'specchannel' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%empty_85 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_7_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams_7, i32 %flat_to_dense_streams_7"   --->   Operation 108 'specchannel' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%empty_86 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_0_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams_0, i32 %dense_to_softmax_streams_0"   --->   Operation 110 'specchannel' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%empty_87 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_1_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams_1, i32 %dense_to_softmax_streams_1"   --->   Operation 112 'specchannel' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%empty_88 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_2_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams_2, i32 %dense_to_softmax_streams_2"   --->   Operation 114 'specchannel' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%empty_89 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_3_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams_3, i32 %dense_to_softmax_streams_3"   --->   Operation 116 'specchannel' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%empty_90 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_4_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams_4, i32 %dense_to_softmax_streams_4"   --->   Operation 118 'specchannel' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%empty_91 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_5_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams_5, i32 %dense_to_softmax_streams_5"   --->   Operation 120 'specchannel' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%empty_92 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_6_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams_6, i32 %dense_to_softmax_streams_6"   --->   Operation 122 'specchannel' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%empty_93 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_7_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams_7, i32 %dense_to_softmax_streams_7"   --->   Operation 124 'specchannel' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/2] (0.00ns)   --->   "%call_ln93 = call void @dense_layer_soft_max, i32 %dense_to_softmax_streams_0, i32 %dense_to_softmax_streams_1, i32 %dense_to_softmax_streams_2, i32 %dense_to_softmax_streams_3, i32 %dense_to_softmax_streams_4, i32 %dense_to_softmax_streams_5, i32 %dense_to_softmax_streams_6, i32 %dense_to_softmax_streams_7, i32 %prediction, i32 %dense_biases" [cnn.cc:93]   --->   Operation 126 'call' 'call_ln93' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln94 = ret" [cnn.cc:94]   --->   Operation 127 'ret' 'ret_ln94' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
