{COMPONENT S:\Z80\ZEDEIGHTY-PROJECT\PART 3 - MAPPING THINGS OUT\CLOCKSIMPLIFICATION.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Mon Oct 10 17:25:26 2022 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P CLK' {Pt "INPUT"}{Lq 0}{Ploc 100 280}}
   {P D0 {Pt "INPUT"}{Lq 0}{Ploc 100 240}}
   {P D1 {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P D2 {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P SPEED {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P MODE {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P MR {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P FAST1 {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P FAST2 {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P FAST4 {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P SLOW {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P OE' {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P STEP {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P CLOCK {Pt "I/O"}{Lq 0}{Ploc 300 20}}
   {P BLUE {Pt "I/O"}{Lq 0}{Ploc 300 40}}
   {P GREEN {Pt "I/O"}{Lq 0}{Ploc 300 60}}
   {P RED {Pt "I/O"}{Lq 0}{Ploc 300 80}}
   {P Q2 {Pt "OUTPUT"}{Lq 0}{Ploc 300 100}}
   {P Q1 {Pt "OUTPUT"}{Lq 0}{Ploc 300 120}}
   {P Q0 {Pt "OUTPUT"}{Lq 0}{Ploc 300 140}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 200 310}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 290}
   [Ts 15][Tj "RC"]
   {Pnl 120 250}
   {Pnl 120 230}
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 280 30}
   {Pnl 280 50}
   {Pnl 280 70}
   {Pnl 280 90}
   {Pnl 280 110}
   {Pnl 280 130}
   {Pnl 280 150}

   {Sd A 1 2 3 4 5 6 7 8 9 10 11 13 14 17 21 22 23 18 19 20}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 300 270 0}
   {L 120 280 100 280}
   {C 125 280 5}
   {L 130 290 140 280 130 270}
   {L 130 240 100 240}
   {L 130 220 100 220}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 120 40 100 40}
   {C 125 40 5}
   {L 130 20 100 20}
   {L 270 20 300 20}
   {L 270 40 300 40}
   {L 270 60 300 60}
   {L 270 80 300 80}
   {L 270 100 300 100}
   {L 270 120 300 120}
   {L 270 140 300 140}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "CLK'" 140 280}
   {T "D0" 140 240}
   {T "D1" 140 220}
   {T "D2" 140 200}
   {T "SPEED" 140 180}
   {T "MODE" 140 160}
   {T "MR" 140 140}
   {T "FAST1" 140 120}
   {T "FAST2" 140 100}
   {T "FAST4" 140 80}
   {T "SLOW" 140 60}
   {T "OE'" 140 40}
   {T "STEP" 140 20}
   [Tj "RC"]
   {T "CLOCK" 260 20}
   {T "BLUE" 260 40}
   {T "GREEN" 260 60}
   {T "RED" 260 80}
   {T "Q2" 260 100}
   {T "Q1" 260 120}
   {T "Q0" 260 140}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "G22V10" 200 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD S:\Z80\ZEDEIGHTY-PROJECT\PART 3 - MAPPING THINGS OUT\CLOCKSIMPLIFICATION 200 300}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N CLK'
   }
   {N D0
   }
   {N D1
   }
   {N D2
   }
   {N SPEED
   }
   {N MODE
   }
   {N MR
   }
   {N FAST1
   }
   {N FAST2
   }
   {N FAST4
   }
   {N SLOW
   }
   {N OE'
   }
   {N STEP
   }
   {N CLOCK
   }
   {N BLUE
   }
   {N GREEN
   }
   {N RED
   }
   {N Q2
   }
   {N Q1
   }
   {N Q0
   }
  }

  {SUBCOMP
  }
 }
}
