Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Feb 09 00:01:01 2016
| Host         : DESKTOP-SG5D71V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/cmpy_complex_top_timing_routed.rpt
| Design       : cmpy_complex_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 106 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.231        0.000                      0                 5429        0.013        0.000                      0                 5429        4.020        0.000                       0                  2525  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.231        0.000                      0                 5429        0.013        0.000                      0                 5429        4.020        0.000                       0                  2525  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 4.808ns (62.459%)  route 2.890ns (37.541%))
  Logic Levels:           22  (CARRY4=19 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         1.670     1.670    cmpy_complex_top_Loop_2_proc_U0/ap_clk
    SLICE_X34Y49         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.478     2.148 f  cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069_reg[4]/Q
                         net (fo=1, routed)           0.732     2.880    cmpy_complex_top_Loop_2_proc_U0/mul_reg_1069[4]
    SLICE_X34Y51         LUT1 (Prop_lut1_I0_O)        0.295     3.175 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[3]_i_72/O
                         net (fo=1, routed)           0.000     3.175    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[3]_i_72_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.688 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_63/CO[3]
                         net (fo=1, routed)           0.000     3.688    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_63_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.805 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     3.805    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_58_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.922 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.922    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_53_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.039 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.039    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_48_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.156 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.156    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_43_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.273 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.273    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_38_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.390 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.390    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_33_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.507 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.507    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_28_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.624 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.624    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_23_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.741 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.741    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_18_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.858 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.858    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_13_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.975 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.975    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_8_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.092 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.092    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_3_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.311 f  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.566     5.877    cmpy_complex_top_Loop_2_proc_U0/tmp_1065_fu_547_p4[0]
    SLICE_X30Y64         LUT3 (Prop_lut3_I2_O)        0.295     6.172 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[4]_i_3/O
                         net (fo=1, routed)           0.707     6.879    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[4]_i_3_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.474 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.474    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[4]_i_2_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.591    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[8]_i_2_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.708 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.708    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[12]_i_2_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.825 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.825    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[16]_i_2_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.148 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[18]_i_4/O[1]
                         net (fo=1, routed)           0.885     9.033    cmpy_complex_top_Loop_2_proc_U0/neg_ti_fu_567_p2[18]
    SLICE_X30Y67         LUT3 (Prop_lut3_I1_O)        0.335     9.368 r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079[18]_i_2/O
                         net (fo=1, routed)           0.000     9.368    cmpy_complex_top_Loop_2_proc_U0/tmp_145_fu_577_p3[18]
    SLICE_X30Y67         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2526, unset)         1.516    11.516    cmpy_complex_top_Loop_2_proc_U0/ap_clk
    SLICE_X30Y67         FDRE                                         r  cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[18]/C
                         clock pessimism              0.000    11.516    
                         clock uncertainty           -0.035    11.481    
    SLICE_X30Y67         FDRE (Setup_fdre_C_D)        0.118    11.599    cmpy_complex_top_Loop_2_proc_U0/tmp_145_reg_1079_reg[18]
  -------------------------------------------------------------------
                         required time                         11.599    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  2.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.126ns (43.204%)  route 0.166ns (56.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         0.647     0.647    cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/ap_clk
    DSP48_X2Y21          DSP48E1                                      r  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126     0.773 r  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg/P[2]
                         net (fo=1, routed)           0.166     0.938    cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg_n_103
    SLICE_X34Y49         SRL16E                                       r  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2526, unset)         0.831     0.831    cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/ap_clk
    SLICE_X34Y49         SRL16E                                       r  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[2]_srl4/CLK
                         clock pessimism              0.000     0.831    
    SLICE_X34Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.925    cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[2]_srl4
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y21   cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff0_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y49  cmpy_complex_top_Loop_2_proc_U0/cmpy_complex_top_mul_40ns_38s_77_7_U11/cmpy_complex_top_mul_40ns_38s_77_7_MulnS_0_U/buff4_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y60  cmpy_complex_top_Loop_2_proc_U0/ap_reg_ppstg_tmp_18_i_reg_989_pp0_it8_reg[0]_srl7/CLK



