5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd always_comb1.vcd -o always_comb1.cdd -v always_comb1.v
3 0 $root $root NA 0 0 1
3 0 main main always_comb1.v 1 32 1
2 1 7 c000c 2 1 c 0 0 c
2 2 7 80008 1 1 4 0 0 b
2 3 7 8000c 2 9 200cc 1 2 1 2 11002
2 4 7 40004 0 1 400 0 0 a
2 5 7 4000c 4 37 e 3 4
2 6 8 c000c 2 1 c 0 0 f
2 7 8 80008 1 1 8 0 0 e
2 8 8 8000c 2 8 2030c 6 7 1 2 11002
2 9 8 40004 0 1 400 0 0 d
2 10 8 4000c 4 37 600e 8 9
2 11 0 0 1 1 8 0 0 e
2 12 0 0 0 2a 20000 0 0 1 2 2
2 13 0 0 1 29 20008 11 12 1 2 2
2 14 0 0 2 1 c 0 0 f
2 15 0 0 0 2a 20000 0 0 1 2 2
2 16 0 0 2 29 20008 14 15 1 2 2
2 17 0 0 1 1 4 0 0 b
2 18 0 0 0 2a 20000 0 0 1 2 2
2 19 0 0 1 29 20008 17 18 1 2 2
2 20 0 0 2 1 c 0 0 c
2 21 0 0 0 2a 20000 0 0 1 2 2
2 22 0 0 2 29 20008 20 21 1 2 2
2 23 0 0 2 2b 20008 19 22 1 2 2
2 24 0 0 3 2b 20008 16 23 1 2 2
2 25 0 0 3 2b 20008 13 24 1 2 2
2 26 5 a 8 4f 2100a 25 0 1 2 2
2 27 21 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 28 21 10003 2 2c 12100a 27 0 32 2 aa aa aa aa aa aa aa aa
2 29 22 50008 1 0 20004 0 0 1 4 0
2 30 22 10001 0 1 400 0 0 b
2 31 22 10008 1 37 6 29 30
2 32 23 50008 1 0 20008 0 0 1 4 1
2 33 23 10001 0 1 400 0 0 c
2 34 23 10008 1 37 a 32 33
2 35 24 c000f 1 0 20008 0 0 1 4 1
2 36 24 80008 0 1 400 0 0 e
2 37 24 8000f 1 37 a 35 36
2 38 25 c000f 1 0 20004 0 0 1 4 0
2 39 25 80008 0 1 400 0 0 f
2 40 25 8000f 1 37 6 38 39
2 41 26 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 42 26 10003 2 2c 12000a 41 0 32 2 aa aa aa aa aa aa aa aa
2 43 27 50008 1 0 20004 0 0 1 4 0
2 44 27 10001 0 1 400 0 0 c
2 45 27 10008 1 37 6 43 44
2 46 28 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 47 28 10003 2 2c 12000a 46 0 32 2 aa aa aa aa aa aa aa aa
2 48 29 50008 1 0 20008 0 0 1 4 1
2 49 29 10001 0 1 400 0 0 f
2 50 29 10008 1 37 a 48 49
1 a 3 830004 1 0 0 0 1 1 1002
1 b 3 830007 1 0 0 0 1 1 2
1 c 3 83000a 1 0 0 0 1 1 1002
1 d 3 83000d 1 0 0 0 1 1 102
1 e 3 830010 1 0 0 0 1 1 2
1 f 3 830013 1 0 0 0 1 1 102
4 10 26 26
4 5 10 10
4 26 5 0
4 50 0 0
4 47 50 0
4 45 47 47
4 42 45 0
4 40 42 42
4 37 40 40
4 34 37 37
4 31 34 34
4 28 31 0
