Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Wed May 29 14:17:31 2024
| Host             : Jonas-PC running 64-bit major release  (build 9200)
| Command          : report_power -file quantumProcessor_power_routed.rpt -pb quantumProcessor_power_summary_routed.pb -rpx quantumProcessor_power_routed.rpx
| Design           : quantumProcessor
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.511        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.436        |
| Device Static (W)        | 0.074        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 82.4         |
| Junction Temperature (C) | 27.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.024 |       10 |       --- |             --- |
| Slice Logic    |     0.022 |     5099 |       --- |             --- |
|   LUT as Logic |     0.019 |     2850 |     20800 |           13.70 |
|   CARRY4       |     0.003 |      291 |      8150 |            3.57 |
|   Register     |    <0.001 |     1684 |     41600 |            4.05 |
|   F7/F8 Muxes  |    <0.001 |        7 |     32600 |            0.02 |
|   Others       |     0.000 |       39 |       --- |             --- |
| Signals        |     0.051 |     6853 |       --- |             --- |
| Block RAM      |     0.152 |     32.5 |        50 |           65.00 |
| MMCM           |     0.107 |        1 |         5 |           20.00 |
| DSPs           |     0.071 |       48 |        90 |           53.33 |
| I/O            |     0.010 |       32 |       106 |           30.19 |
| Static Power   |     0.074 |          |           |                 |
| Total          |     0.511 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.319 |       0.308 |      0.011 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.072 |       0.059 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.013 |       0.012 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------+--------------------------------------------+-----------------+
| Clock                     | Domain                                     | Constraint (ns) |
+---------------------------+--------------------------------------------+-----------------+
| clk                       | clk                                        |            10.0 |
| clk_100_clockGenerator    | clk_generator/inst/clk_100_clockGenerator  |            10.0 |
| clk_100_clockGenerator_1  | clk_generator/inst/clk_100_clockGenerator  |            10.0 |
| clk_200_clockGenerator    | clk_generator/inst/clk_200_clockGenerator  |             5.0 |
| clk_200_clockGenerator_1  | clk_generator/inst/clk_200_clockGenerator  |             5.0 |
| clkfbout_clockGenerator   | clk_generator/inst/clkfbout_clockGenerator |            10.0 |
| clkfbout_clockGenerator_1 | clk_generator/inst/clkfbout_clockGenerator |            10.0 |
| sys_clk_pin               | clk                                        |            10.0 |
+---------------------------+--------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| quantumProcessor         |     0.436 |
|   RAM_controller_inst    |     0.002 |
|   RAM_inst               |     0.152 |
|   clk_generator          |     0.107 |
|     inst                 |     0.107 |
|   controlUnit_inst       |     0.003 |
|   generate_cores[0].core |     0.078 |
|     elementUpdating      |     0.061 |
|     inputCache_a         |     0.004 |
|     inputCache_b         |     0.005 |
|     outputCache_a        |     0.003 |
|     outputCache_b        |     0.003 |
|   generate_cores[1].core |     0.081 |
|     elementUpdating      |     0.057 |
|     inputCache_a         |     0.005 |
|     inputCache_b         |     0.008 |
|     outputCache_a        |     0.006 |
|     outputCache_b        |     0.005 |
|   programMemory_inst     |     0.001 |
+--------------------------+-----------+


