	.version 1.4
	.target sm_10, map_f64_to_f32
	// compiled with /usr/local/cuda/open64/lib//be
	// nvopencc 3.1 built on 2010-06-07

	//-----------------------------------------------------------
	// Compiling /tmp/tmpxft_00007884_00000000-7_reduce.cpp3.i (/tmp/ccBI#.LV1fMO)
	//-----------------------------------------------------------

	//-----------------------------------------------------------
	// Options:
	//-----------------------------------------------------------
	//  Target:ptx, ISA:sm_10, Endian:little, Pointer Size:64
	//  -O3	(Optimization level)
	//  -g0	(Debug level)
	//  -m2	(Report advisories)
	//-----------------------------------------------------------

	.file	1	"<command-line>"
	.file	2	"/tmp/tmpxft_00007884_00000000-6_reduce.cudafe2.gpu"
	.file	3	"reduce.cu"
	.file	4	"/usr/lib/gcc/x86_64-linux-gnu/4.4.3/include/stddef.h"
	.file	5	"/usr/local/cuda/bin/../include/crt/device_runtime.h"
	.file	6	"/usr/local/cuda/bin/../include/host_defines.h"
	.file	7	"/usr/local/cuda/bin/../include/builtin_types.h"
	.file	8	"/usr/local/cuda/bin/../include/device_types.h"
	.file	9	"/usr/local/cuda/bin/../include/driver_types.h"
	.file	10	"/usr/local/cuda/bin/../include/surface_types.h"
	.file	11	"/usr/local/cuda/bin/../include/texture_types.h"
	.file	12	"/usr/local/cuda/bin/../include/vector_types.h"
	.file	13	"/usr/local/cuda/bin/../include/device_launch_parameters.h"
	.file	14	"/usr/local/cuda/bin/../include/crt/storage_class.h"
	.file	15	"/usr/include/bits/types.h"
	.file	16	"/usr/include/time.h"
	.file	17	"/usr/local/cuda/bin/../include/common_functions.h"
	.file	18	"/usr/local/cuda/bin/../include/math_functions.h"
	.file	19	"/usr/local/cuda/bin/../include/math_constants.h"
	.file	20	"/usr/local/cuda/bin/../include/device_functions.h"
	.file	21	"/usr/local/cuda/bin/../include/sm_11_atomic_functions.h"
	.file	22	"/usr/local/cuda/bin/../include/sm_12_atomic_functions.h"
	.file	23	"/usr/local/cuda/bin/../include/sm_13_double_functions.h"
	.file	24	"/usr/local/cuda/bin/../include/sm_20_atomic_functions.h"
	.file	25	"/usr/local/cuda/bin/../include/sm_20_intrinsics.h"
	.file	26	"/usr/local/cuda/bin/../include/surface_functions.h"
	.file	27	"/usr/local/cuda/bin/../include/texture_fetch_functions.h"
	.file	28	"/usr/local/cuda/bin/../include/math_functions_dbl_ptx1.h"

	.extern	.shared .align 4 .b8 __smem[];
	.tex .u64 tex_ref_1;
	.tex .u64 tex_ref_2;

	.entry chamfer_and_reduce (
		.param .u64 __cudaparm_chamfer_and_reduce_g_idata_1,
		.param .u64 __cudaparm_chamfer_and_reduce_g_idata_2,
		.param .u64 __cudaparm_chamfer_and_reduce_g_odata,
		.param .u32 __cudaparm_chamfer_and_reduce_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<14>;
	.reg .u64 %rd<18>;
	.reg .f32 %f<23>;
	.reg .pred %p<9>;
	.loc	3	148	0
$LDWbegin_chamfer_and_reduce:
	.loc	3	105	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 512;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_chamfer_and_reduce_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_0_18178;
	add.u32 	%r6, %r4, 256;
	ld.param.u32 	%r5, [__cudaparm_chamfer_and_reduce_n];
	add.u32 	%r7, %r5, 256;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 512;
	cvt.u64.u32 	%rd1, %r4;
	mul.wide.u32 	%rd2, %r4, 4;
	cvt.s64.u32 	%rd3, %r8;
	ld.param.u64 	%rd4, [__cudaparm_chamfer_and_reduce_g_idata_1];
	add.u64 	%rd5, %rd4, %rd2;
	mul.wide.u32 	%rd6, %r8, 4;
	ld.param.u64 	%rd7, [__cudaparm_chamfer_and_reduce_g_idata_2];
	add.u64 	%rd8, %rd7, %rd2;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_0_15106:
 //<loop> Loop body line 105, nesting depth: 1, estimated iterations: unknown
	.loc	3	119	0
	ld.global.f32 	%f2, [%rd5+0];
	ld.global.f32 	%f3, [%rd8+0];
	mad.f32 	%f1, %f2, %f3, %f1;
	.loc	3	105	0
	ld.param.u32 	%r5, [__cudaparm_chamfer_and_reduce_n];
	.loc	3	119	0
	setp.ge.u32 	%p2, %r6, %r5;
	@%p2 bra 	$Lt_0_15362;
 //<loop> Part of loop body line 105, head labeled $Lt_0_15106
	.loc	3	133	0
	ld.global.f32 	%f4, [%rd5+1024];
	ld.global.f32 	%f5, [%rd8+1024];
	mad.f32 	%f1, %f4, %f5, %f1;
$Lt_0_15362:
 //<loop> Part of loop body line 105, head labeled $Lt_0_15106
	add.u32 	%r6, %r6, %r8;
	add.u64 	%rd8, %rd8, %rd6;
	add.u64 	%rd5, %rd5, %rd6;
	setp.lt.u32 	%p3, %r6, %r7;
	@%p3 bra 	$Lt_0_15106;
	bra.uni 	$Lt_0_14594;
$Lt_0_18178:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_0_14594:
	.loc	3	139	0
	mov.f32 	%f6, %f1;
	mov.f32 	%f7, %f6;
	.loc	3	71	0
	mov.u64 	%rd9, __smem;
	cvt.u64.u32 	%rd10, %r3;
	mul.wide.u32 	%rd11, %r3, 4;
	add.u64 	%rd12, %rd9, %rd11;
	st.volatile.shared.f32 	[%rd12+0], %f6;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r9, 127;
	setp.gt.u32 	%p4, %r3, %r9;
	@%p4 bra 	$Lt_0_16130;
	.loc	3	76	0
	ld.volatile.shared.f32 	%f8, [%rd12+512];
	add.f32 	%f7, %f8, %f6;
	st.volatile.shared.f32 	[%rd12+0], %f7;
$Lt_0_16130:
	bar.sync 	0;
	mov.u32 	%r10, 63;
	setp.gt.u32 	%p5, %r3, %r10;
	@%p5 bra 	$Lt_0_16642;
	.loc	3	77	0
	ld.volatile.shared.f32 	%f9, [%rd12+256];
	add.f32 	%f7, %f9, %f7;
	st.volatile.shared.f32 	[%rd12+0], %f7;
$Lt_0_16642:
	bar.sync 	0;
	mov.u32 	%r11, 31;
	setp.gt.u32 	%p6, %r3, %r11;
	@%p6 bra 	$Lt_0_17154;
	.loc	3	83	0
	ld.volatile.shared.f32 	%f10, [%rd12+128];
	add.f32 	%f11, %f10, %f7;
	st.volatile.shared.f32 	[%rd12+0], %f11;
	.loc	3	84	0
	ld.volatile.shared.f32 	%f12, [%rd12+64];
	add.f32 	%f13, %f12, %f11;
	st.volatile.shared.f32 	[%rd12+0], %f13;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f14, [%rd12+32];
	add.f32 	%f15, %f14, %f13;
	st.volatile.shared.f32 	[%rd12+0], %f15;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f16, [%rd12+16];
	add.f32 	%f17, %f16, %f15;
	st.volatile.shared.f32 	[%rd12+0], %f17;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f18, [%rd12+8];
	add.f32 	%f19, %f18, %f17;
	st.volatile.shared.f32 	[%rd12+0], %f19;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f20, [%rd12+4];
	add.f32 	%f7, %f20, %f19;
	st.volatile.shared.f32 	[%rd12+0], %f7;
$Lt_0_17154:
	.loc	3	139	0
	mov.u32 	%r12, 0;
	setp.ne.u32 	%p7, %r3, %r12;
	@%p7 bra 	$Lt_0_17666;
	.loc	3	143	0
	ld.shared.f32 	%f21, [__smem+0];
	ld.param.u64 	%rd13, [__cudaparm_chamfer_and_reduce_g_odata];
	cvt.u64.u32 	%rd14, %r1;
	mul.wide.u32 	%rd15, %r1, 4;
	add.u64 	%rd16, %rd13, %rd15;
	st.global.f32 	[%rd16+0], %f21;
$Lt_0_17666:
	.loc	3	151	0
	exit;
$LDWend_chamfer_and_reduce:
	} // chamfer_and_reduce

	.entry squared_chamfer_and_reduce (
		.param .u64 __cudaparm_squared_chamfer_and_reduce_g_idata_1,
		.param .u64 __cudaparm_squared_chamfer_and_reduce_g_idata_2,
		.param .u64 __cudaparm_squared_chamfer_and_reduce_g_odata,
		.param .u32 __cudaparm_squared_chamfer_and_reduce_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<14>;
	.reg .u64 %rd<18>;
	.reg .f32 %f<25>;
	.reg .pred %p<9>;
	.loc	3	154	0
$LDWbegin_squared_chamfer_and_reduce:
	.loc	3	105	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 512;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_squared_chamfer_and_reduce_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_1_18178;
	add.u32 	%r6, %r4, 256;
	ld.param.u32 	%r5, [__cudaparm_squared_chamfer_and_reduce_n];
	add.u32 	%r7, %r5, 256;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 512;
	cvt.u64.u32 	%rd1, %r4;
	mul.wide.u32 	%rd2, %r4, 4;
	cvt.s64.u32 	%rd3, %r8;
	ld.param.u64 	%rd4, [__cudaparm_squared_chamfer_and_reduce_g_idata_1];
	add.u64 	%rd5, %rd4, %rd2;
	mul.wide.u32 	%rd6, %r8, 4;
	ld.param.u64 	%rd7, [__cudaparm_squared_chamfer_and_reduce_g_idata_2];
	add.u64 	%rd8, %rd7, %rd2;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_1_15106:
 //<loop> Loop body line 105, nesting depth: 1, estimated iterations: unknown
	.loc	3	114	0
	ld.global.f32 	%f2, [%rd5+0];
	ld.global.f32 	%f3, [%rd8+0];
	mul.f32 	%f4, %f2, %f3;
	.loc	3	115	0
	mad.f32 	%f1, %f4, %f4, %f1;
	.loc	3	105	0
	ld.param.u32 	%r5, [__cudaparm_squared_chamfer_and_reduce_n];
	.loc	3	115	0
	setp.ge.u32 	%p2, %r6, %r5;
	@%p2 bra 	$Lt_1_15362;
 //<loop> Part of loop body line 105, head labeled $Lt_1_15106
	.loc	3	127	0
	ld.global.f32 	%f5, [%rd5+1024];
	ld.global.f32 	%f6, [%rd8+1024];
	mul.f32 	%f7, %f5, %f6;
	.loc	3	129	0
	mad.f32 	%f1, %f7, %f7, %f1;
$Lt_1_15362:
 //<loop> Part of loop body line 105, head labeled $Lt_1_15106
	add.u32 	%r6, %r6, %r8;
	add.u64 	%rd8, %rd8, %rd6;
	add.u64 	%rd5, %rd5, %rd6;
	setp.lt.u32 	%p3, %r6, %r7;
	@%p3 bra 	$Lt_1_15106;
	bra.uni 	$Lt_1_14594;
$Lt_1_18178:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_1_14594:
	.loc	3	139	0
	mov.f32 	%f8, %f1;
	mov.f32 	%f9, %f8;
	.loc	3	71	0
	mov.u64 	%rd9, __smem;
	cvt.u64.u32 	%rd10, %r3;
	mul.wide.u32 	%rd11, %r3, 4;
	add.u64 	%rd12, %rd9, %rd11;
	st.volatile.shared.f32 	[%rd12+0], %f8;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r9, 127;
	setp.gt.u32 	%p4, %r3, %r9;
	@%p4 bra 	$Lt_1_16130;
	.loc	3	76	0
	ld.volatile.shared.f32 	%f10, [%rd12+512];
	add.f32 	%f9, %f10, %f8;
	st.volatile.shared.f32 	[%rd12+0], %f9;
$Lt_1_16130:
	bar.sync 	0;
	mov.u32 	%r10, 63;
	setp.gt.u32 	%p5, %r3, %r10;
	@%p5 bra 	$Lt_1_16642;
	.loc	3	77	0
	ld.volatile.shared.f32 	%f11, [%rd12+256];
	add.f32 	%f9, %f11, %f9;
	st.volatile.shared.f32 	[%rd12+0], %f9;
$Lt_1_16642:
	bar.sync 	0;
	mov.u32 	%r11, 31;
	setp.gt.u32 	%p6, %r3, %r11;
	@%p6 bra 	$Lt_1_17154;
	.loc	3	83	0
	ld.volatile.shared.f32 	%f12, [%rd12+128];
	add.f32 	%f13, %f12, %f9;
	st.volatile.shared.f32 	[%rd12+0], %f13;
	.loc	3	84	0
	ld.volatile.shared.f32 	%f14, [%rd12+64];
	add.f32 	%f15, %f14, %f13;
	st.volatile.shared.f32 	[%rd12+0], %f15;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f16, [%rd12+32];
	add.f32 	%f17, %f16, %f15;
	st.volatile.shared.f32 	[%rd12+0], %f17;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f18, [%rd12+16];
	add.f32 	%f19, %f18, %f17;
	st.volatile.shared.f32 	[%rd12+0], %f19;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f20, [%rd12+8];
	add.f32 	%f21, %f20, %f19;
	st.volatile.shared.f32 	[%rd12+0], %f21;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f22, [%rd12+4];
	add.f32 	%f9, %f22, %f21;
	st.volatile.shared.f32 	[%rd12+0], %f9;
$Lt_1_17154:
	.loc	3	139	0
	mov.u32 	%r12, 0;
	setp.ne.u32 	%p7, %r3, %r12;
	@%p7 bra 	$Lt_1_17666;
	.loc	3	143	0
	ld.shared.f32 	%f23, [__smem+0];
	ld.param.u64 	%rd13, [__cudaparm_squared_chamfer_and_reduce_g_odata];
	cvt.u64.u32 	%rd14, %r1;
	mul.wide.u32 	%rd15, %r1, 4;
	add.u64 	%rd16, %rd13, %rd15;
	st.global.f32 	[%rd16+0], %f23;
$Lt_1_17666:
	.loc	3	157	0
	exit;
$LDWend_squared_chamfer_and_reduce:
	} // squared_chamfer_and_reduce

	.entry reduce_float_1_true (
		.param .u64 __cudaparm_reduce_float_1_true_g_idata,
		.param .u64 __cudaparm_reduce_float_1_true_g_odata,
		.param .u32 __cudaparm_reduce_float_1_true_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<10>;
	.reg .u64 %rd<16>;
	.reg .f32 %f<7>;
	.reg .pred %p<5>;
	.loc	3	372	0
$LDWbegin_reduce_float_1_true:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 2;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	mov.s32 	%r5, %r4;
	ld.param.u32 	%r6, [__cudaparm_reduce_float_1_true_n];
	setp.ge.u32 	%p1, %r4, %r6;
	@%p1 bra 	$Lt_2_16642;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r7, %rh1, 2;
	cvt.s64.u32 	%rd1, %r7;
	ld.param.u64 	%rd2, [__cudaparm_reduce_float_1_true_g_idata];
	cvt.u64.u32 	%rd3, %r4;
	mul.wide.u32 	%rd4, %r4, 4;
	add.u64 	%rd5, %rd2, %rd4;
	mul.wide.u32 	%rd6, %r7, 4;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_2_15618:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.f32 	%f2, [%rd5+0];
	add.f32 	%f3, %f2, %f1;
	.loc	3	191	0
	ld.global.f32 	%f4, [%rd5+4];
	add.f32 	%f1, %f4, %f3;
	add.u32 	%r5, %r7, %r5;
	add.u64 	%rd5, %rd5, %rd6;
	.loc	3	181	0
	ld.param.u32 	%r6, [__cudaparm_reduce_float_1_true_n];
	.loc	3	191	0
	setp.lt.u32 	%p2, %r5, %r6;
	@%p2 bra 	$Lt_2_15618;
	bra.uni 	$Lt_2_15106;
$Lt_2_16642:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_2_15106:
	.loc	3	71	0
	mov.u64 	%rd7, __smem;
	cvt.u64.u32 	%rd8, %r3;
	mul.wide.u32 	%rd9, %r3, 4;
	add.u64 	%rd10, %rd7, %rd9;
	st.volatile.shared.f32 	[%rd10+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	.loc	3	195	0
	mov.u32 	%r8, 0;
	setp.ne.u32 	%p3, %r3, %r8;
	@%p3 bra 	$Lt_2_16130;
	.loc	3	199	0
	ld.shared.f32 	%f5, [__smem+0];
	ld.param.u64 	%rd11, [__cudaparm_reduce_float_1_true_g_odata];
	cvt.u64.u32 	%rd12, %r1;
	mul.wide.u32 	%rd13, %r1, 4;
	add.u64 	%rd14, %rd11, %rd13;
	st.global.f32 	[%rd14+0], %f5;
$Lt_2_16130:
	.loc	3	375	0
	exit;
$LDWend_reduce_float_1_true:
	} // reduce_float_1_true

	.entry reduce_float_2_true (
		.param .u64 __cudaparm_reduce_float_2_true_g_idata,
		.param .u64 __cudaparm_reduce_float_2_true_g_odata,
		.param .u32 __cudaparm_reduce_float_2_true_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<11>;
	.reg .u64 %rd<16>;
	.reg .f32 %f<9>;
	.reg .pred %p<6>;
	.loc	3	377	0
$LDWbegin_reduce_float_2_true:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 4;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	mov.s32 	%r5, %r4;
	ld.param.u32 	%r6, [__cudaparm_reduce_float_2_true_n];
	setp.ge.u32 	%p1, %r4, %r6;
	@%p1 bra 	$Lt_3_16898;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r7, %rh1, 4;
	cvt.s64.u32 	%rd1, %r7;
	ld.param.u64 	%rd2, [__cudaparm_reduce_float_2_true_g_idata];
	cvt.u64.u32 	%rd3, %r4;
	mul.wide.u32 	%rd4, %r4, 4;
	add.u64 	%rd5, %rd2, %rd4;
	mul.wide.u32 	%rd6, %r7, 4;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_3_15362:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.f32 	%f2, [%rd5+0];
	add.f32 	%f3, %f2, %f1;
	.loc	3	191	0
	ld.global.f32 	%f4, [%rd5+8];
	add.f32 	%f1, %f4, %f3;
	add.u32 	%r5, %r7, %r5;
	add.u64 	%rd5, %rd5, %rd6;
	.loc	3	181	0
	ld.param.u32 	%r6, [__cudaparm_reduce_float_2_true_n];
	.loc	3	191	0
	setp.lt.u32 	%p2, %r5, %r6;
	@%p2 bra 	$Lt_3_15362;
	bra.uni 	$Lt_3_14850;
$Lt_3_16898:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_3_14850:
	.loc	3	71	0
	mov.u64 	%rd7, __smem;
	cvt.u64.u32 	%rd8, %r3;
	mul.wide.u32 	%rd9, %r3, 4;
	add.u64 	%rd10, %rd7, %rd9;
	st.volatile.shared.f32 	[%rd10+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r8, 31;
	setp.gt.u32 	%p3, %r3, %r8;
	@%p3 bra 	$Lt_3_15874;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f5, [%rd10+4];
	add.f32 	%f6, %f5, %f1;
	st.volatile.shared.f32 	[%rd10+0], %f6;
$Lt_3_15874:
	.loc	3	195	0
	mov.u32 	%r9, 0;
	setp.ne.u32 	%p4, %r3, %r9;
	@%p4 bra 	$Lt_3_16386;
	.loc	3	199	0
	ld.shared.f32 	%f7, [__smem+0];
	ld.param.u64 	%rd11, [__cudaparm_reduce_float_2_true_g_odata];
	cvt.u64.u32 	%rd12, %r1;
	mul.wide.u32 	%rd13, %r1, 4;
	add.u64 	%rd14, %rd11, %rd13;
	st.global.f32 	[%rd14+0], %f7;
$Lt_3_16386:
	.loc	3	380	0
	exit;
$LDWend_reduce_float_2_true:
	} // reduce_float_2_true

	.entry reduce_float_4_true (
		.param .u64 __cudaparm_reduce_float_4_true_g_idata,
		.param .u64 __cudaparm_reduce_float_4_true_g_odata,
		.param .u32 __cudaparm_reduce_float_4_true_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<11>;
	.reg .u64 %rd<16>;
	.reg .f32 %f<11>;
	.reg .pred %p<6>;
	.loc	3	382	0
$LDWbegin_reduce_float_4_true:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 8;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	mov.s32 	%r5, %r4;
	ld.param.u32 	%r6, [__cudaparm_reduce_float_4_true_n];
	setp.ge.u32 	%p1, %r4, %r6;
	@%p1 bra 	$Lt_4_16642;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r7, %rh1, 8;
	cvt.s64.u32 	%rd1, %r7;
	ld.param.u64 	%rd2, [__cudaparm_reduce_float_4_true_g_idata];
	cvt.u64.u32 	%rd3, %r4;
	mul.wide.u32 	%rd4, %r4, 4;
	add.u64 	%rd5, %rd2, %rd4;
	mul.wide.u32 	%rd6, %r7, 4;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_4_15106:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.f32 	%f2, [%rd5+0];
	add.f32 	%f3, %f2, %f1;
	.loc	3	191	0
	ld.global.f32 	%f4, [%rd5+16];
	add.f32 	%f1, %f4, %f3;
	add.u32 	%r5, %r7, %r5;
	add.u64 	%rd5, %rd5, %rd6;
	.loc	3	181	0
	ld.param.u32 	%r6, [__cudaparm_reduce_float_4_true_n];
	.loc	3	191	0
	setp.lt.u32 	%p2, %r5, %r6;
	@%p2 bra 	$Lt_4_15106;
	bra.uni 	$Lt_4_14594;
$Lt_4_16642:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_4_14594:
	.loc	3	71	0
	mov.u64 	%rd7, __smem;
	cvt.u64.u32 	%rd8, %r3;
	mul.wide.u32 	%rd9, %r3, 4;
	add.u64 	%rd10, %rd7, %rd9;
	st.volatile.shared.f32 	[%rd10+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r8, 31;
	setp.gt.u32 	%p3, %r3, %r8;
	@%p3 bra 	$Lt_4_15618;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f5, [%rd10+8];
	add.f32 	%f6, %f5, %f1;
	st.volatile.shared.f32 	[%rd10+0], %f6;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f7, [%rd10+4];
	add.f32 	%f8, %f7, %f6;
	st.volatile.shared.f32 	[%rd10+0], %f8;
$Lt_4_15618:
	.loc	3	195	0
	mov.u32 	%r9, 0;
	setp.ne.u32 	%p4, %r3, %r9;
	@%p4 bra 	$Lt_4_16130;
	.loc	3	199	0
	ld.shared.f32 	%f9, [__smem+0];
	ld.param.u64 	%rd11, [__cudaparm_reduce_float_4_true_g_odata];
	cvt.u64.u32 	%rd12, %r1;
	mul.wide.u32 	%rd13, %r1, 4;
	add.u64 	%rd14, %rd11, %rd13;
	st.global.f32 	[%rd14+0], %f9;
$Lt_4_16130:
	.loc	3	385	0
	exit;
$LDWend_reduce_float_4_true:
	} // reduce_float_4_true

	.entry reduce_float_8_true (
		.param .u64 __cudaparm_reduce_float_8_true_g_idata,
		.param .u64 __cudaparm_reduce_float_8_true_g_odata,
		.param .u32 __cudaparm_reduce_float_8_true_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<11>;
	.reg .u64 %rd<16>;
	.reg .f32 %f<13>;
	.reg .pred %p<6>;
	.loc	3	387	0
$LDWbegin_reduce_float_8_true:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 16;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	mov.s32 	%r5, %r4;
	ld.param.u32 	%r6, [__cudaparm_reduce_float_8_true_n];
	setp.ge.u32 	%p1, %r4, %r6;
	@%p1 bra 	$Lt_5_16386;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r7, %rh1, 16;
	cvt.s64.u32 	%rd1, %r7;
	ld.param.u64 	%rd2, [__cudaparm_reduce_float_8_true_g_idata];
	cvt.u64.u32 	%rd3, %r4;
	mul.wide.u32 	%rd4, %r4, 4;
	add.u64 	%rd5, %rd2, %rd4;
	mul.wide.u32 	%rd6, %r7, 4;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_5_14850:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.f32 	%f2, [%rd5+0];
	add.f32 	%f3, %f2, %f1;
	.loc	3	191	0
	ld.global.f32 	%f4, [%rd5+32];
	add.f32 	%f1, %f4, %f3;
	add.u32 	%r5, %r7, %r5;
	add.u64 	%rd5, %rd5, %rd6;
	.loc	3	181	0
	ld.param.u32 	%r6, [__cudaparm_reduce_float_8_true_n];
	.loc	3	191	0
	setp.lt.u32 	%p2, %r5, %r6;
	@%p2 bra 	$Lt_5_14850;
	bra.uni 	$Lt_5_14338;
$Lt_5_16386:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_5_14338:
	.loc	3	71	0
	mov.u64 	%rd7, __smem;
	cvt.u64.u32 	%rd8, %r3;
	mul.wide.u32 	%rd9, %r3, 4;
	add.u64 	%rd10, %rd7, %rd9;
	st.volatile.shared.f32 	[%rd10+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r8, 31;
	setp.gt.u32 	%p3, %r3, %r8;
	@%p3 bra 	$Lt_5_15362;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f5, [%rd10+16];
	add.f32 	%f6, %f5, %f1;
	st.volatile.shared.f32 	[%rd10+0], %f6;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f7, [%rd10+8];
	add.f32 	%f8, %f7, %f6;
	st.volatile.shared.f32 	[%rd10+0], %f8;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f9, [%rd10+4];
	add.f32 	%f10, %f9, %f8;
	st.volatile.shared.f32 	[%rd10+0], %f10;
$Lt_5_15362:
	.loc	3	195	0
	mov.u32 	%r9, 0;
	setp.ne.u32 	%p4, %r3, %r9;
	@%p4 bra 	$Lt_5_15874;
	.loc	3	199	0
	ld.shared.f32 	%f11, [__smem+0];
	ld.param.u64 	%rd11, [__cudaparm_reduce_float_8_true_g_odata];
	cvt.u64.u32 	%rd12, %r1;
	mul.wide.u32 	%rd13, %r1, 4;
	add.u64 	%rd14, %rd11, %rd13;
	st.global.f32 	[%rd14+0], %f11;
$Lt_5_15874:
	.loc	3	390	0
	exit;
$LDWend_reduce_float_8_true:
	} // reduce_float_8_true

	.entry reduce_float_16_true (
		.param .u64 __cudaparm_reduce_float_16_true_g_idata,
		.param .u64 __cudaparm_reduce_float_16_true_g_odata,
		.param .u32 __cudaparm_reduce_float_16_true_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<11>;
	.reg .u64 %rd<16>;
	.reg .f32 %f<15>;
	.reg .pred %p<6>;
	.loc	3	392	0
$LDWbegin_reduce_float_16_true:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 32;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	mov.s32 	%r5, %r4;
	ld.param.u32 	%r6, [__cudaparm_reduce_float_16_true_n];
	setp.ge.u32 	%p1, %r4, %r6;
	@%p1 bra 	$Lt_6_16130;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r7, %rh1, 32;
	cvt.s64.u32 	%rd1, %r7;
	ld.param.u64 	%rd2, [__cudaparm_reduce_float_16_true_g_idata];
	cvt.u64.u32 	%rd3, %r4;
	mul.wide.u32 	%rd4, %r4, 4;
	add.u64 	%rd5, %rd2, %rd4;
	mul.wide.u32 	%rd6, %r7, 4;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_6_14594:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.f32 	%f2, [%rd5+0];
	add.f32 	%f3, %f2, %f1;
	.loc	3	191	0
	ld.global.f32 	%f4, [%rd5+64];
	add.f32 	%f1, %f4, %f3;
	add.u32 	%r5, %r7, %r5;
	add.u64 	%rd5, %rd5, %rd6;
	.loc	3	181	0
	ld.param.u32 	%r6, [__cudaparm_reduce_float_16_true_n];
	.loc	3	191	0
	setp.lt.u32 	%p2, %r5, %r6;
	@%p2 bra 	$Lt_6_14594;
	bra.uni 	$Lt_6_14082;
$Lt_6_16130:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_6_14082:
	.loc	3	71	0
	mov.u64 	%rd7, __smem;
	cvt.u64.u32 	%rd8, %r3;
	mul.wide.u32 	%rd9, %r3, 4;
	add.u64 	%rd10, %rd7, %rd9;
	st.volatile.shared.f32 	[%rd10+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r8, 31;
	setp.gt.u32 	%p3, %r3, %r8;
	@%p3 bra 	$Lt_6_15106;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f5, [%rd10+32];
	add.f32 	%f6, %f5, %f1;
	st.volatile.shared.f32 	[%rd10+0], %f6;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f7, [%rd10+16];
	add.f32 	%f8, %f7, %f6;
	st.volatile.shared.f32 	[%rd10+0], %f8;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f9, [%rd10+8];
	add.f32 	%f10, %f9, %f8;
	st.volatile.shared.f32 	[%rd10+0], %f10;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f11, [%rd10+4];
	add.f32 	%f12, %f11, %f10;
	st.volatile.shared.f32 	[%rd10+0], %f12;
$Lt_6_15106:
	.loc	3	195	0
	mov.u32 	%r9, 0;
	setp.ne.u32 	%p4, %r3, %r9;
	@%p4 bra 	$Lt_6_15618;
	.loc	3	199	0
	ld.shared.f32 	%f13, [__smem+0];
	ld.param.u64 	%rd11, [__cudaparm_reduce_float_16_true_g_odata];
	cvt.u64.u32 	%rd12, %r1;
	mul.wide.u32 	%rd13, %r1, 4;
	add.u64 	%rd14, %rd11, %rd13;
	st.global.f32 	[%rd14+0], %f13;
$Lt_6_15618:
	.loc	3	395	0
	exit;
$LDWend_reduce_float_16_true:
	} // reduce_float_16_true

	.entry reduce_float_32_true (
		.param .u64 __cudaparm_reduce_float_32_true_g_idata,
		.param .u64 __cudaparm_reduce_float_32_true_g_odata,
		.param .u32 __cudaparm_reduce_float_32_true_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<11>;
	.reg .u64 %rd<16>;
	.reg .f32 %f<17>;
	.reg .pred %p<6>;
	.loc	3	397	0
$LDWbegin_reduce_float_32_true:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 64;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	mov.s32 	%r5, %r4;
	ld.param.u32 	%r6, [__cudaparm_reduce_float_32_true_n];
	setp.ge.u32 	%p1, %r4, %r6;
	@%p1 bra 	$Lt_7_15874;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r7, %rh1, 64;
	cvt.s64.u32 	%rd1, %r7;
	ld.param.u64 	%rd2, [__cudaparm_reduce_float_32_true_g_idata];
	cvt.u64.u32 	%rd3, %r4;
	mul.wide.u32 	%rd4, %r4, 4;
	add.u64 	%rd5, %rd2, %rd4;
	mul.wide.u32 	%rd6, %r7, 4;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_7_14338:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.f32 	%f2, [%rd5+0];
	add.f32 	%f3, %f2, %f1;
	.loc	3	191	0
	ld.global.f32 	%f4, [%rd5+128];
	add.f32 	%f1, %f4, %f3;
	add.u32 	%r5, %r7, %r5;
	add.u64 	%rd5, %rd5, %rd6;
	.loc	3	181	0
	ld.param.u32 	%r6, [__cudaparm_reduce_float_32_true_n];
	.loc	3	191	0
	setp.lt.u32 	%p2, %r5, %r6;
	@%p2 bra 	$Lt_7_14338;
	bra.uni 	$Lt_7_13826;
$Lt_7_15874:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_7_13826:
	.loc	3	71	0
	mov.u64 	%rd7, __smem;
	cvt.u64.u32 	%rd8, %r3;
	mul.wide.u32 	%rd9, %r3, 4;
	add.u64 	%rd10, %rd7, %rd9;
	st.volatile.shared.f32 	[%rd10+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r8, 31;
	setp.gt.u32 	%p3, %r3, %r8;
	@%p3 bra 	$Lt_7_14850;
	.loc	3	84	0
	ld.volatile.shared.f32 	%f5, [%rd10+64];
	add.f32 	%f6, %f5, %f1;
	st.volatile.shared.f32 	[%rd10+0], %f6;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f7, [%rd10+32];
	add.f32 	%f8, %f7, %f6;
	st.volatile.shared.f32 	[%rd10+0], %f8;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f9, [%rd10+16];
	add.f32 	%f10, %f9, %f8;
	st.volatile.shared.f32 	[%rd10+0], %f10;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f11, [%rd10+8];
	add.f32 	%f12, %f11, %f10;
	st.volatile.shared.f32 	[%rd10+0], %f12;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f13, [%rd10+4];
	add.f32 	%f14, %f13, %f12;
	st.volatile.shared.f32 	[%rd10+0], %f14;
$Lt_7_14850:
	.loc	3	195	0
	mov.u32 	%r9, 0;
	setp.ne.u32 	%p4, %r3, %r9;
	@%p4 bra 	$Lt_7_15362;
	.loc	3	199	0
	ld.shared.f32 	%f15, [__smem+0];
	ld.param.u64 	%rd11, [__cudaparm_reduce_float_32_true_g_odata];
	cvt.u64.u32 	%rd12, %r1;
	mul.wide.u32 	%rd13, %r1, 4;
	add.u64 	%rd14, %rd11, %rd13;
	st.global.f32 	[%rd14+0], %f15;
$Lt_7_15362:
	.loc	3	400	0
	exit;
$LDWend_reduce_float_32_true:
	} // reduce_float_32_true

	.entry reduce_float_64_true (
		.param .u64 __cudaparm_reduce_float_64_true_g_idata,
		.param .u64 __cudaparm_reduce_float_64_true_g_odata,
		.param .u32 __cudaparm_reduce_float_64_true_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<11>;
	.reg .u64 %rd<16>;
	.reg .f32 %f<19>;
	.reg .pred %p<6>;
	.loc	3	402	0
$LDWbegin_reduce_float_64_true:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 128;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	mov.s32 	%r5, %r4;
	ld.param.u32 	%r6, [__cudaparm_reduce_float_64_true_n];
	setp.ge.u32 	%p1, %r4, %r6;
	@%p1 bra 	$Lt_8_15618;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r7, %rh1, 128;
	cvt.s64.u32 	%rd1, %r7;
	ld.param.u64 	%rd2, [__cudaparm_reduce_float_64_true_g_idata];
	cvt.u64.u32 	%rd3, %r4;
	mul.wide.u32 	%rd4, %r4, 4;
	add.u64 	%rd5, %rd2, %rd4;
	mul.wide.u32 	%rd6, %r7, 4;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_8_14082:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.f32 	%f2, [%rd5+0];
	add.f32 	%f3, %f2, %f1;
	.loc	3	191	0
	ld.global.f32 	%f4, [%rd5+256];
	add.f32 	%f1, %f4, %f3;
	add.u32 	%r5, %r7, %r5;
	add.u64 	%rd5, %rd5, %rd6;
	.loc	3	181	0
	ld.param.u32 	%r6, [__cudaparm_reduce_float_64_true_n];
	.loc	3	191	0
	setp.lt.u32 	%p2, %r5, %r6;
	@%p2 bra 	$Lt_8_14082;
	bra.uni 	$Lt_8_13570;
$Lt_8_15618:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_8_13570:
	.loc	3	71	0
	mov.u64 	%rd7, __smem;
	cvt.u64.u32 	%rd8, %r3;
	mul.wide.u32 	%rd9, %r3, 4;
	add.u64 	%rd10, %rd7, %rd9;
	st.volatile.shared.f32 	[%rd10+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r8, 31;
	setp.gt.u32 	%p3, %r3, %r8;
	@%p3 bra 	$Lt_8_14594;
	.loc	3	83	0
	ld.volatile.shared.f32 	%f5, [%rd10+128];
	add.f32 	%f6, %f5, %f1;
	st.volatile.shared.f32 	[%rd10+0], %f6;
	.loc	3	84	0
	ld.volatile.shared.f32 	%f7, [%rd10+64];
	add.f32 	%f8, %f7, %f6;
	st.volatile.shared.f32 	[%rd10+0], %f8;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f9, [%rd10+32];
	add.f32 	%f10, %f9, %f8;
	st.volatile.shared.f32 	[%rd10+0], %f10;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f11, [%rd10+16];
	add.f32 	%f12, %f11, %f10;
	st.volatile.shared.f32 	[%rd10+0], %f12;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f13, [%rd10+8];
	add.f32 	%f14, %f13, %f12;
	st.volatile.shared.f32 	[%rd10+0], %f14;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f15, [%rd10+4];
	add.f32 	%f16, %f15, %f14;
	st.volatile.shared.f32 	[%rd10+0], %f16;
$Lt_8_14594:
	.loc	3	195	0
	mov.u32 	%r9, 0;
	setp.ne.u32 	%p4, %r3, %r9;
	@%p4 bra 	$Lt_8_15106;
	.loc	3	199	0
	ld.shared.f32 	%f17, [__smem+0];
	ld.param.u64 	%rd11, [__cudaparm_reduce_float_64_true_g_odata];
	cvt.u64.u32 	%rd12, %r1;
	mul.wide.u32 	%rd13, %r1, 4;
	add.u64 	%rd14, %rd11, %rd13;
	st.global.f32 	[%rd14+0], %f17;
$Lt_8_15106:
	.loc	3	405	0
	exit;
$LDWend_reduce_float_64_true:
	} // reduce_float_64_true

	.entry reduce_float_128_true (
		.param .u64 __cudaparm_reduce_float_128_true_g_idata,
		.param .u64 __cudaparm_reduce_float_128_true_g_odata,
		.param .u32 __cudaparm_reduce_float_128_true_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<12>;
	.reg .u64 %rd<16>;
	.reg .f32 %f<21>;
	.reg .pred %p<7>;
	.loc	3	407	0
$LDWbegin_reduce_float_128_true:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 256;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	mov.s32 	%r5, %r4;
	ld.param.u32 	%r6, [__cudaparm_reduce_float_128_true_n];
	setp.ge.u32 	%p1, %r4, %r6;
	@%p1 bra 	$Lt_9_15874;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r7, %rh1, 256;
	cvt.s64.u32 	%rd1, %r7;
	ld.param.u64 	%rd2, [__cudaparm_reduce_float_128_true_g_idata];
	cvt.u64.u32 	%rd3, %r4;
	mul.wide.u32 	%rd4, %r4, 4;
	add.u64 	%rd5, %rd2, %rd4;
	mul.wide.u32 	%rd6, %r7, 4;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_9_13826:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.f32 	%f2, [%rd5+0];
	add.f32 	%f3, %f2, %f1;
	.loc	3	191	0
	ld.global.f32 	%f4, [%rd5+512];
	add.f32 	%f1, %f4, %f3;
	add.u32 	%r5, %r7, %r5;
	add.u64 	%rd5, %rd5, %rd6;
	.loc	3	181	0
	ld.param.u32 	%r6, [__cudaparm_reduce_float_128_true_n];
	.loc	3	191	0
	setp.lt.u32 	%p2, %r5, %r6;
	@%p2 bra 	$Lt_9_13826;
	bra.uni 	$Lt_9_13314;
$Lt_9_15874:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_9_13314:
	.loc	3	195	0
	mov.f32 	%f5, %f1;
	mov.f32 	%f6, %f5;
	.loc	3	71	0
	mov.u64 	%rd7, __smem;
	cvt.u64.u32 	%rd8, %r3;
	mul.wide.u32 	%rd9, %r3, 4;
	add.u64 	%rd10, %rd7, %rd9;
	st.volatile.shared.f32 	[%rd10+0], %f5;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r8, 63;
	setp.gt.u32 	%p3, %r3, %r8;
	@%p3 bra 	$Lt_9_14338;
	.loc	3	77	0
	ld.volatile.shared.f32 	%f7, [%rd10+256];
	add.f32 	%f6, %f7, %f5;
	st.volatile.shared.f32 	[%rd10+0], %f6;
$Lt_9_14338:
	bar.sync 	0;
	mov.u32 	%r9, 31;
	setp.gt.u32 	%p4, %r3, %r9;
	@%p4 bra 	$Lt_9_14850;
	.loc	3	83	0
	ld.volatile.shared.f32 	%f8, [%rd10+128];
	add.f32 	%f9, %f8, %f6;
	st.volatile.shared.f32 	[%rd10+0], %f9;
	.loc	3	84	0
	ld.volatile.shared.f32 	%f10, [%rd10+64];
	add.f32 	%f11, %f10, %f9;
	st.volatile.shared.f32 	[%rd10+0], %f11;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f12, [%rd10+32];
	add.f32 	%f13, %f12, %f11;
	st.volatile.shared.f32 	[%rd10+0], %f13;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f14, [%rd10+16];
	add.f32 	%f15, %f14, %f13;
	st.volatile.shared.f32 	[%rd10+0], %f15;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f16, [%rd10+8];
	add.f32 	%f17, %f16, %f15;
	st.volatile.shared.f32 	[%rd10+0], %f17;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f18, [%rd10+4];
	add.f32 	%f6, %f18, %f17;
	st.volatile.shared.f32 	[%rd10+0], %f6;
$Lt_9_14850:
	.loc	3	195	0
	mov.u32 	%r10, 0;
	setp.ne.u32 	%p5, %r3, %r10;
	@%p5 bra 	$Lt_9_15362;
	.loc	3	199	0
	ld.shared.f32 	%f19, [__smem+0];
	ld.param.u64 	%rd11, [__cudaparm_reduce_float_128_true_g_odata];
	cvt.u64.u32 	%rd12, %r1;
	mul.wide.u32 	%rd13, %r1, 4;
	add.u64 	%rd14, %rd11, %rd13;
	st.global.f32 	[%rd14+0], %f19;
$Lt_9_15362:
	.loc	3	410	0
	exit;
$LDWend_reduce_float_128_true:
	} // reduce_float_128_true

	.entry reduce_float_256_true (
		.param .u64 __cudaparm_reduce_float_256_true_g_idata,
		.param .u64 __cudaparm_reduce_float_256_true_g_odata,
		.param .u32 __cudaparm_reduce_float_256_true_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<13>;
	.reg .u64 %rd<16>;
	.reg .f32 %f<22>;
	.reg .pred %p<8>;
	.loc	3	412	0
$LDWbegin_reduce_float_256_true:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 512;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	mov.s32 	%r5, %r4;
	ld.param.u32 	%r6, [__cudaparm_reduce_float_256_true_n];
	setp.ge.u32 	%p1, %r4, %r6;
	@%p1 bra 	$Lt_10_16130;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r7, %rh1, 512;
	cvt.s64.u32 	%rd1, %r7;
	ld.param.u64 	%rd2, [__cudaparm_reduce_float_256_true_g_idata];
	cvt.u64.u32 	%rd3, %r4;
	mul.wide.u32 	%rd4, %r4, 4;
	add.u64 	%rd5, %rd2, %rd4;
	mul.wide.u32 	%rd6, %r7, 4;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_10_13570:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.f32 	%f2, [%rd5+0];
	add.f32 	%f3, %f2, %f1;
	.loc	3	191	0
	ld.global.f32 	%f4, [%rd5+1024];
	add.f32 	%f1, %f4, %f3;
	add.u32 	%r5, %r7, %r5;
	add.u64 	%rd5, %rd5, %rd6;
	.loc	3	181	0
	ld.param.u32 	%r6, [__cudaparm_reduce_float_256_true_n];
	.loc	3	191	0
	setp.lt.u32 	%p2, %r5, %r6;
	@%p2 bra 	$Lt_10_13570;
	bra.uni 	$Lt_10_13058;
$Lt_10_16130:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_10_13058:
	.loc	3	195	0
	mov.f32 	%f5, %f1;
	mov.f32 	%f6, %f5;
	.loc	3	71	0
	mov.u64 	%rd7, __smem;
	cvt.u64.u32 	%rd8, %r3;
	mul.wide.u32 	%rd9, %r3, 4;
	add.u64 	%rd10, %rd7, %rd9;
	st.volatile.shared.f32 	[%rd10+0], %f5;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r8, 127;
	setp.gt.u32 	%p3, %r3, %r8;
	@%p3 bra 	$Lt_10_14082;
	.loc	3	76	0
	ld.volatile.shared.f32 	%f7, [%rd10+512];
	add.f32 	%f6, %f7, %f5;
	st.volatile.shared.f32 	[%rd10+0], %f6;
$Lt_10_14082:
	bar.sync 	0;
	mov.u32 	%r9, 63;
	setp.gt.u32 	%p4, %r3, %r9;
	@%p4 bra 	$Lt_10_14594;
	.loc	3	77	0
	ld.volatile.shared.f32 	%f8, [%rd10+256];
	add.f32 	%f6, %f8, %f6;
	st.volatile.shared.f32 	[%rd10+0], %f6;
$Lt_10_14594:
	bar.sync 	0;
	mov.u32 	%r10, 31;
	setp.gt.u32 	%p5, %r3, %r10;
	@%p5 bra 	$Lt_10_15106;
	.loc	3	83	0
	ld.volatile.shared.f32 	%f9, [%rd10+128];
	add.f32 	%f10, %f9, %f6;
	st.volatile.shared.f32 	[%rd10+0], %f10;
	.loc	3	84	0
	ld.volatile.shared.f32 	%f11, [%rd10+64];
	add.f32 	%f12, %f11, %f10;
	st.volatile.shared.f32 	[%rd10+0], %f12;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f13, [%rd10+32];
	add.f32 	%f14, %f13, %f12;
	st.volatile.shared.f32 	[%rd10+0], %f14;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f15, [%rd10+16];
	add.f32 	%f16, %f15, %f14;
	st.volatile.shared.f32 	[%rd10+0], %f16;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f17, [%rd10+8];
	add.f32 	%f18, %f17, %f16;
	st.volatile.shared.f32 	[%rd10+0], %f18;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f19, [%rd10+4];
	add.f32 	%f6, %f19, %f18;
	st.volatile.shared.f32 	[%rd10+0], %f6;
$Lt_10_15106:
	.loc	3	195	0
	mov.u32 	%r11, 0;
	setp.ne.u32 	%p6, %r3, %r11;
	@%p6 bra 	$Lt_10_15618;
	.loc	3	199	0
	ld.shared.f32 	%f20, [__smem+0];
	ld.param.u64 	%rd11, [__cudaparm_reduce_float_256_true_g_odata];
	cvt.u64.u32 	%rd12, %r1;
	mul.wide.u32 	%rd13, %r1, 4;
	add.u64 	%rd14, %rd11, %rd13;
	st.global.f32 	[%rd14+0], %f20;
$Lt_10_15618:
	.loc	3	415	0
	exit;
$LDWend_reduce_float_256_true:
	} // reduce_float_256_true

	.entry reduce_float_512_true (
		.param .u64 __cudaparm_reduce_float_512_true_g_idata,
		.param .u64 __cudaparm_reduce_float_512_true_g_odata,
		.param .u32 __cudaparm_reduce_float_512_true_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<14>;
	.reg .u64 %rd<16>;
	.reg .f32 %f<23>;
	.reg .pred %p<9>;
	.loc	3	417	0
$LDWbegin_reduce_float_512_true:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 1024;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	mov.s32 	%r5, %r4;
	ld.param.u32 	%r6, [__cudaparm_reduce_float_512_true_n];
	setp.ge.u32 	%p1, %r4, %r6;
	@%p1 bra 	$Lt_11_16386;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r7, %rh1, 1024;
	cvt.s64.u32 	%rd1, %r7;
	ld.param.u64 	%rd2, [__cudaparm_reduce_float_512_true_g_idata];
	cvt.u64.u32 	%rd3, %r4;
	mul.wide.u32 	%rd4, %r4, 4;
	add.u64 	%rd5, %rd2, %rd4;
	mul.wide.u32 	%rd6, %r7, 4;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_11_13314:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.f32 	%f2, [%rd5+0];
	add.f32 	%f3, %f2, %f1;
	.loc	3	191	0
	ld.global.f32 	%f4, [%rd5+2048];
	add.f32 	%f1, %f4, %f3;
	add.u32 	%r5, %r7, %r5;
	add.u64 	%rd5, %rd5, %rd6;
	.loc	3	181	0
	ld.param.u32 	%r6, [__cudaparm_reduce_float_512_true_n];
	.loc	3	191	0
	setp.lt.u32 	%p2, %r5, %r6;
	@%p2 bra 	$Lt_11_13314;
	bra.uni 	$Lt_11_12802;
$Lt_11_16386:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_11_12802:
	.loc	3	195	0
	mov.f32 	%f5, %f1;
	mov.f32 	%f6, %f5;
	.loc	3	71	0
	mov.u64 	%rd7, __smem;
	cvt.u64.u32 	%rd8, %r3;
	mul.wide.u32 	%rd9, %r3, 4;
	add.u64 	%rd10, %rd7, %rd9;
	st.volatile.shared.f32 	[%rd10+0], %f5;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r8, 255;
	setp.gt.u32 	%p3, %r3, %r8;
	@%p3 bra 	$Lt_11_13826;
	.loc	3	75	0
	ld.volatile.shared.f32 	%f7, [%rd10+1024];
	add.f32 	%f6, %f7, %f5;
	st.volatile.shared.f32 	[%rd10+0], %f6;
$Lt_11_13826:
	bar.sync 	0;
	mov.u32 	%r9, 127;
	setp.gt.u32 	%p4, %r3, %r9;
	@%p4 bra 	$Lt_11_14338;
	.loc	3	76	0
	ld.volatile.shared.f32 	%f8, [%rd10+512];
	add.f32 	%f6, %f8, %f6;
	st.volatile.shared.f32 	[%rd10+0], %f6;
$Lt_11_14338:
	bar.sync 	0;
	mov.u32 	%r10, 63;
	setp.gt.u32 	%p5, %r3, %r10;
	@%p5 bra 	$Lt_11_14850;
	.loc	3	77	0
	ld.volatile.shared.f32 	%f9, [%rd10+256];
	add.f32 	%f6, %f9, %f6;
	st.volatile.shared.f32 	[%rd10+0], %f6;
$Lt_11_14850:
	bar.sync 	0;
	mov.u32 	%r11, 31;
	setp.gt.u32 	%p6, %r3, %r11;
	@%p6 bra 	$Lt_11_15362;
	.loc	3	83	0
	ld.volatile.shared.f32 	%f10, [%rd10+128];
	add.f32 	%f11, %f10, %f6;
	st.volatile.shared.f32 	[%rd10+0], %f11;
	.loc	3	84	0
	ld.volatile.shared.f32 	%f12, [%rd10+64];
	add.f32 	%f13, %f12, %f11;
	st.volatile.shared.f32 	[%rd10+0], %f13;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f14, [%rd10+32];
	add.f32 	%f15, %f14, %f13;
	st.volatile.shared.f32 	[%rd10+0], %f15;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f16, [%rd10+16];
	add.f32 	%f17, %f16, %f15;
	st.volatile.shared.f32 	[%rd10+0], %f17;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f18, [%rd10+8];
	add.f32 	%f19, %f18, %f17;
	st.volatile.shared.f32 	[%rd10+0], %f19;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f20, [%rd10+4];
	add.f32 	%f6, %f20, %f19;
	st.volatile.shared.f32 	[%rd10+0], %f6;
$Lt_11_15362:
	.loc	3	195	0
	mov.u32 	%r12, 0;
	setp.ne.u32 	%p7, %r3, %r12;
	@%p7 bra 	$Lt_11_15874;
	.loc	3	199	0
	ld.shared.f32 	%f21, [__smem+0];
	ld.param.u64 	%rd11, [__cudaparm_reduce_float_512_true_g_odata];
	cvt.u64.u32 	%rd12, %r1;
	mul.wide.u32 	%rd13, %r1, 4;
	add.u64 	%rd14, %rd11, %rd13;
	st.global.f32 	[%rd14+0], %f21;
$Lt_11_15874:
	.loc	3	420	0
	exit;
$LDWend_reduce_float_512_true:
	} // reduce_float_512_true

	.entry reduce_float_1_false (
		.param .u64 __cudaparm_reduce_float_1_false_g_idata,
		.param .u64 __cudaparm_reduce_float_1_false_g_odata,
		.param .u32 __cudaparm_reduce_float_1_false_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<11>;
	.reg .u64 %rd<16>;
	.reg .f32 %f<6>;
	.reg .pred %p<6>;
	.loc	3	423	0
$LDWbegin_reduce_float_1_false:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 2;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_reduce_float_1_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_12_17154;
	add.u32 	%r6, %r4, 1;
	ld.param.u32 	%r5, [__cudaparm_reduce_float_1_false_n];
	add.u32 	%r7, %r5, 1;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 2;
	cvt.s64.u32 	%rd1, %r8;
	ld.param.u64 	%rd2, [__cudaparm_reduce_float_1_false_g_idata];
	cvt.u64.u32 	%rd3, %r4;
	mul.wide.u32 	%rd4, %r4, 4;
	add.u64 	%rd5, %rd2, %rd4;
	mul.wide.u32 	%rd6, %r8, 4;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_12_15618:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.f32 	%f2, [%rd5+0];
	add.f32 	%f1, %f2, %f1;
	.loc	3	181	0
	ld.param.u32 	%r5, [__cudaparm_reduce_float_1_false_n];
	.loc	3	188	0
	setp.ge.u32 	%p2, %r6, %r5;
	@%p2 bra 	$Lt_12_15874;
 //<loop> Part of loop body line 181, head labeled $Lt_12_15618
	.loc	3	191	0
	ld.global.f32 	%f3, [%rd5+4];
	add.f32 	%f1, %f3, %f1;
$Lt_12_15874:
 //<loop> Part of loop body line 181, head labeled $Lt_12_15618
	add.u32 	%r6, %r6, %r8;
	add.u64 	%rd5, %rd5, %rd6;
	setp.lt.u32 	%p3, %r6, %r7;
	@%p3 bra 	$Lt_12_15618;
	bra.uni 	$Lt_12_15106;
$Lt_12_17154:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_12_15106:
	.loc	3	71	0
	mov.u64 	%rd7, __smem;
	cvt.u64.u32 	%rd8, %r3;
	mul.wide.u32 	%rd9, %r3, 4;
	add.u64 	%rd10, %rd7, %rd9;
	st.volatile.shared.f32 	[%rd10+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	.loc	3	195	0
	mov.u32 	%r9, 0;
	setp.ne.u32 	%p4, %r3, %r9;
	@%p4 bra 	$Lt_12_16642;
	.loc	3	199	0
	ld.shared.f32 	%f4, [__smem+0];
	ld.param.u64 	%rd11, [__cudaparm_reduce_float_1_false_g_odata];
	cvt.u64.u32 	%rd12, %r1;
	mul.wide.u32 	%rd13, %r1, 4;
	add.u64 	%rd14, %rd11, %rd13;
	st.global.f32 	[%rd14+0], %f4;
$Lt_12_16642:
	.loc	3	426	0
	exit;
$LDWend_reduce_float_1_false:
	} // reduce_float_1_false

	.entry reduce_float_2_false (
		.param .u64 __cudaparm_reduce_float_2_false_g_idata,
		.param .u64 __cudaparm_reduce_float_2_false_g_odata,
		.param .u32 __cudaparm_reduce_float_2_false_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<12>;
	.reg .u64 %rd<16>;
	.reg .f32 %f<8>;
	.reg .pred %p<7>;
	.loc	3	428	0
$LDWbegin_reduce_float_2_false:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 4;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_reduce_float_2_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_13_17410;
	add.u32 	%r6, %r4, 2;
	ld.param.u32 	%r5, [__cudaparm_reduce_float_2_false_n];
	add.u32 	%r7, %r5, 2;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 4;
	cvt.s64.u32 	%rd1, %r8;
	ld.param.u64 	%rd2, [__cudaparm_reduce_float_2_false_g_idata];
	cvt.u64.u32 	%rd3, %r4;
	mul.wide.u32 	%rd4, %r4, 4;
	add.u64 	%rd5, %rd2, %rd4;
	mul.wide.u32 	%rd6, %r8, 4;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_13_15362:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.f32 	%f2, [%rd5+0];
	add.f32 	%f1, %f2, %f1;
	.loc	3	181	0
	ld.param.u32 	%r5, [__cudaparm_reduce_float_2_false_n];
	.loc	3	188	0
	setp.ge.u32 	%p2, %r6, %r5;
	@%p2 bra 	$Lt_13_15618;
 //<loop> Part of loop body line 181, head labeled $Lt_13_15362
	.loc	3	191	0
	ld.global.f32 	%f3, [%rd5+8];
	add.f32 	%f1, %f3, %f1;
$Lt_13_15618:
 //<loop> Part of loop body line 181, head labeled $Lt_13_15362
	add.u32 	%r6, %r6, %r8;
	add.u64 	%rd5, %rd5, %rd6;
	setp.lt.u32 	%p3, %r6, %r7;
	@%p3 bra 	$Lt_13_15362;
	bra.uni 	$Lt_13_14850;
$Lt_13_17410:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_13_14850:
	.loc	3	71	0
	mov.u64 	%rd7, __smem;
	cvt.u64.u32 	%rd8, %r3;
	mul.wide.u32 	%rd9, %r3, 4;
	add.u64 	%rd10, %rd7, %rd9;
	st.volatile.shared.f32 	[%rd10+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r9, 31;
	setp.gt.u32 	%p4, %r3, %r9;
	@%p4 bra 	$Lt_13_16386;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f4, [%rd10+4];
	add.f32 	%f5, %f4, %f1;
	st.volatile.shared.f32 	[%rd10+0], %f5;
$Lt_13_16386:
	.loc	3	195	0
	mov.u32 	%r10, 0;
	setp.ne.u32 	%p5, %r3, %r10;
	@%p5 bra 	$Lt_13_16898;
	.loc	3	199	0
	ld.shared.f32 	%f6, [__smem+0];
	ld.param.u64 	%rd11, [__cudaparm_reduce_float_2_false_g_odata];
	cvt.u64.u32 	%rd12, %r1;
	mul.wide.u32 	%rd13, %r1, 4;
	add.u64 	%rd14, %rd11, %rd13;
	st.global.f32 	[%rd14+0], %f6;
$Lt_13_16898:
	.loc	3	431	0
	exit;
$LDWend_reduce_float_2_false:
	} // reduce_float_2_false

	.entry reduce_float_4_false (
		.param .u64 __cudaparm_reduce_float_4_false_g_idata,
		.param .u64 __cudaparm_reduce_float_4_false_g_odata,
		.param .u32 __cudaparm_reduce_float_4_false_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<12>;
	.reg .u64 %rd<16>;
	.reg .f32 %f<10>;
	.reg .pred %p<7>;
	.loc	3	433	0
$LDWbegin_reduce_float_4_false:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 8;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_reduce_float_4_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_14_17154;
	add.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_reduce_float_4_false_n];
	add.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 8;
	cvt.s64.u32 	%rd1, %r8;
	ld.param.u64 	%rd2, [__cudaparm_reduce_float_4_false_g_idata];
	cvt.u64.u32 	%rd3, %r4;
	mul.wide.u32 	%rd4, %r4, 4;
	add.u64 	%rd5, %rd2, %rd4;
	mul.wide.u32 	%rd6, %r8, 4;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_14_15106:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.f32 	%f2, [%rd5+0];
	add.f32 	%f1, %f2, %f1;
	.loc	3	181	0
	ld.param.u32 	%r5, [__cudaparm_reduce_float_4_false_n];
	.loc	3	188	0
	setp.ge.u32 	%p2, %r6, %r5;
	@%p2 bra 	$Lt_14_15362;
 //<loop> Part of loop body line 181, head labeled $Lt_14_15106
	.loc	3	191	0
	ld.global.f32 	%f3, [%rd5+16];
	add.f32 	%f1, %f3, %f1;
$Lt_14_15362:
 //<loop> Part of loop body line 181, head labeled $Lt_14_15106
	add.u32 	%r6, %r6, %r8;
	add.u64 	%rd5, %rd5, %rd6;
	setp.lt.u32 	%p3, %r6, %r7;
	@%p3 bra 	$Lt_14_15106;
	bra.uni 	$Lt_14_14594;
$Lt_14_17154:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_14_14594:
	.loc	3	71	0
	mov.u64 	%rd7, __smem;
	cvt.u64.u32 	%rd8, %r3;
	mul.wide.u32 	%rd9, %r3, 4;
	add.u64 	%rd10, %rd7, %rd9;
	st.volatile.shared.f32 	[%rd10+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r9, 31;
	setp.gt.u32 	%p4, %r3, %r9;
	@%p4 bra 	$Lt_14_16130;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f4, [%rd10+8];
	add.f32 	%f5, %f4, %f1;
	st.volatile.shared.f32 	[%rd10+0], %f5;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f6, [%rd10+4];
	add.f32 	%f7, %f6, %f5;
	st.volatile.shared.f32 	[%rd10+0], %f7;
$Lt_14_16130:
	.loc	3	195	0
	mov.u32 	%r10, 0;
	setp.ne.u32 	%p5, %r3, %r10;
	@%p5 bra 	$Lt_14_16642;
	.loc	3	199	0
	ld.shared.f32 	%f8, [__smem+0];
	ld.param.u64 	%rd11, [__cudaparm_reduce_float_4_false_g_odata];
	cvt.u64.u32 	%rd12, %r1;
	mul.wide.u32 	%rd13, %r1, 4;
	add.u64 	%rd14, %rd11, %rd13;
	st.global.f32 	[%rd14+0], %f8;
$Lt_14_16642:
	.loc	3	436	0
	exit;
$LDWend_reduce_float_4_false:
	} // reduce_float_4_false

	.entry reduce_float_8_false (
		.param .u64 __cudaparm_reduce_float_8_false_g_idata,
		.param .u64 __cudaparm_reduce_float_8_false_g_odata,
		.param .u32 __cudaparm_reduce_float_8_false_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<12>;
	.reg .u64 %rd<16>;
	.reg .f32 %f<12>;
	.reg .pred %p<7>;
	.loc	3	438	0
$LDWbegin_reduce_float_8_false:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 16;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_reduce_float_8_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_15_16898;
	add.u32 	%r6, %r4, 8;
	ld.param.u32 	%r5, [__cudaparm_reduce_float_8_false_n];
	add.u32 	%r7, %r5, 8;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 16;
	cvt.s64.u32 	%rd1, %r8;
	ld.param.u64 	%rd2, [__cudaparm_reduce_float_8_false_g_idata];
	cvt.u64.u32 	%rd3, %r4;
	mul.wide.u32 	%rd4, %r4, 4;
	add.u64 	%rd5, %rd2, %rd4;
	mul.wide.u32 	%rd6, %r8, 4;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_15_14850:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.f32 	%f2, [%rd5+0];
	add.f32 	%f1, %f2, %f1;
	.loc	3	181	0
	ld.param.u32 	%r5, [__cudaparm_reduce_float_8_false_n];
	.loc	3	188	0
	setp.ge.u32 	%p2, %r6, %r5;
	@%p2 bra 	$Lt_15_15106;
 //<loop> Part of loop body line 181, head labeled $Lt_15_14850
	.loc	3	191	0
	ld.global.f32 	%f3, [%rd5+32];
	add.f32 	%f1, %f3, %f1;
$Lt_15_15106:
 //<loop> Part of loop body line 181, head labeled $Lt_15_14850
	add.u32 	%r6, %r6, %r8;
	add.u64 	%rd5, %rd5, %rd6;
	setp.lt.u32 	%p3, %r6, %r7;
	@%p3 bra 	$Lt_15_14850;
	bra.uni 	$Lt_15_14338;
$Lt_15_16898:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_15_14338:
	.loc	3	71	0
	mov.u64 	%rd7, __smem;
	cvt.u64.u32 	%rd8, %r3;
	mul.wide.u32 	%rd9, %r3, 4;
	add.u64 	%rd10, %rd7, %rd9;
	st.volatile.shared.f32 	[%rd10+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r9, 31;
	setp.gt.u32 	%p4, %r3, %r9;
	@%p4 bra 	$Lt_15_15874;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f4, [%rd10+16];
	add.f32 	%f5, %f4, %f1;
	st.volatile.shared.f32 	[%rd10+0], %f5;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f6, [%rd10+8];
	add.f32 	%f7, %f6, %f5;
	st.volatile.shared.f32 	[%rd10+0], %f7;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f8, [%rd10+4];
	add.f32 	%f9, %f8, %f7;
	st.volatile.shared.f32 	[%rd10+0], %f9;
$Lt_15_15874:
	.loc	3	195	0
	mov.u32 	%r10, 0;
	setp.ne.u32 	%p5, %r3, %r10;
	@%p5 bra 	$Lt_15_16386;
	.loc	3	199	0
	ld.shared.f32 	%f10, [__smem+0];
	ld.param.u64 	%rd11, [__cudaparm_reduce_float_8_false_g_odata];
	cvt.u64.u32 	%rd12, %r1;
	mul.wide.u32 	%rd13, %r1, 4;
	add.u64 	%rd14, %rd11, %rd13;
	st.global.f32 	[%rd14+0], %f10;
$Lt_15_16386:
	.loc	3	441	0
	exit;
$LDWend_reduce_float_8_false:
	} // reduce_float_8_false

	.entry reduce_float_16_false (
		.param .u64 __cudaparm_reduce_float_16_false_g_idata,
		.param .u64 __cudaparm_reduce_float_16_false_g_odata,
		.param .u32 __cudaparm_reduce_float_16_false_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<12>;
	.reg .u64 %rd<16>;
	.reg .f32 %f<14>;
	.reg .pred %p<7>;
	.loc	3	443	0
$LDWbegin_reduce_float_16_false:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 32;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_reduce_float_16_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_16_16642;
	add.u32 	%r6, %r4, 16;
	ld.param.u32 	%r5, [__cudaparm_reduce_float_16_false_n];
	add.u32 	%r7, %r5, 16;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 32;
	cvt.s64.u32 	%rd1, %r8;
	ld.param.u64 	%rd2, [__cudaparm_reduce_float_16_false_g_idata];
	cvt.u64.u32 	%rd3, %r4;
	mul.wide.u32 	%rd4, %r4, 4;
	add.u64 	%rd5, %rd2, %rd4;
	mul.wide.u32 	%rd6, %r8, 4;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_16_14594:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.f32 	%f2, [%rd5+0];
	add.f32 	%f1, %f2, %f1;
	.loc	3	181	0
	ld.param.u32 	%r5, [__cudaparm_reduce_float_16_false_n];
	.loc	3	188	0
	setp.ge.u32 	%p2, %r6, %r5;
	@%p2 bra 	$Lt_16_14850;
 //<loop> Part of loop body line 181, head labeled $Lt_16_14594
	.loc	3	191	0
	ld.global.f32 	%f3, [%rd5+64];
	add.f32 	%f1, %f3, %f1;
$Lt_16_14850:
 //<loop> Part of loop body line 181, head labeled $Lt_16_14594
	add.u32 	%r6, %r6, %r8;
	add.u64 	%rd5, %rd5, %rd6;
	setp.lt.u32 	%p3, %r6, %r7;
	@%p3 bra 	$Lt_16_14594;
	bra.uni 	$Lt_16_14082;
$Lt_16_16642:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_16_14082:
	.loc	3	71	0
	mov.u64 	%rd7, __smem;
	cvt.u64.u32 	%rd8, %r3;
	mul.wide.u32 	%rd9, %r3, 4;
	add.u64 	%rd10, %rd7, %rd9;
	st.volatile.shared.f32 	[%rd10+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r9, 31;
	setp.gt.u32 	%p4, %r3, %r9;
	@%p4 bra 	$Lt_16_15618;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f4, [%rd10+32];
	add.f32 	%f5, %f4, %f1;
	st.volatile.shared.f32 	[%rd10+0], %f5;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f6, [%rd10+16];
	add.f32 	%f7, %f6, %f5;
	st.volatile.shared.f32 	[%rd10+0], %f7;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f8, [%rd10+8];
	add.f32 	%f9, %f8, %f7;
	st.volatile.shared.f32 	[%rd10+0], %f9;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f10, [%rd10+4];
	add.f32 	%f11, %f10, %f9;
	st.volatile.shared.f32 	[%rd10+0], %f11;
$Lt_16_15618:
	.loc	3	195	0
	mov.u32 	%r10, 0;
	setp.ne.u32 	%p5, %r3, %r10;
	@%p5 bra 	$Lt_16_16130;
	.loc	3	199	0
	ld.shared.f32 	%f12, [__smem+0];
	ld.param.u64 	%rd11, [__cudaparm_reduce_float_16_false_g_odata];
	cvt.u64.u32 	%rd12, %r1;
	mul.wide.u32 	%rd13, %r1, 4;
	add.u64 	%rd14, %rd11, %rd13;
	st.global.f32 	[%rd14+0], %f12;
$Lt_16_16130:
	.loc	3	446	0
	exit;
$LDWend_reduce_float_16_false:
	} // reduce_float_16_false

	.entry reduce_float_32_false (
		.param .u64 __cudaparm_reduce_float_32_false_g_idata,
		.param .u64 __cudaparm_reduce_float_32_false_g_odata,
		.param .u32 __cudaparm_reduce_float_32_false_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<12>;
	.reg .u64 %rd<16>;
	.reg .f32 %f<16>;
	.reg .pred %p<7>;
	.loc	3	448	0
$LDWbegin_reduce_float_32_false:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 64;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_reduce_float_32_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_17_16386;
	add.u32 	%r6, %r4, 32;
	ld.param.u32 	%r5, [__cudaparm_reduce_float_32_false_n];
	add.u32 	%r7, %r5, 32;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 64;
	cvt.s64.u32 	%rd1, %r8;
	ld.param.u64 	%rd2, [__cudaparm_reduce_float_32_false_g_idata];
	cvt.u64.u32 	%rd3, %r4;
	mul.wide.u32 	%rd4, %r4, 4;
	add.u64 	%rd5, %rd2, %rd4;
	mul.wide.u32 	%rd6, %r8, 4;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_17_14338:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.f32 	%f2, [%rd5+0];
	add.f32 	%f1, %f2, %f1;
	.loc	3	181	0
	ld.param.u32 	%r5, [__cudaparm_reduce_float_32_false_n];
	.loc	3	188	0
	setp.ge.u32 	%p2, %r6, %r5;
	@%p2 bra 	$Lt_17_14594;
 //<loop> Part of loop body line 181, head labeled $Lt_17_14338
	.loc	3	191	0
	ld.global.f32 	%f3, [%rd5+128];
	add.f32 	%f1, %f3, %f1;
$Lt_17_14594:
 //<loop> Part of loop body line 181, head labeled $Lt_17_14338
	add.u32 	%r6, %r6, %r8;
	add.u64 	%rd5, %rd5, %rd6;
	setp.lt.u32 	%p3, %r6, %r7;
	@%p3 bra 	$Lt_17_14338;
	bra.uni 	$Lt_17_13826;
$Lt_17_16386:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_17_13826:
	.loc	3	71	0
	mov.u64 	%rd7, __smem;
	cvt.u64.u32 	%rd8, %r3;
	mul.wide.u32 	%rd9, %r3, 4;
	add.u64 	%rd10, %rd7, %rd9;
	st.volatile.shared.f32 	[%rd10+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r9, 31;
	setp.gt.u32 	%p4, %r3, %r9;
	@%p4 bra 	$Lt_17_15362;
	.loc	3	84	0
	ld.volatile.shared.f32 	%f4, [%rd10+64];
	add.f32 	%f5, %f4, %f1;
	st.volatile.shared.f32 	[%rd10+0], %f5;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f6, [%rd10+32];
	add.f32 	%f7, %f6, %f5;
	st.volatile.shared.f32 	[%rd10+0], %f7;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f8, [%rd10+16];
	add.f32 	%f9, %f8, %f7;
	st.volatile.shared.f32 	[%rd10+0], %f9;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f10, [%rd10+8];
	add.f32 	%f11, %f10, %f9;
	st.volatile.shared.f32 	[%rd10+0], %f11;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f12, [%rd10+4];
	add.f32 	%f13, %f12, %f11;
	st.volatile.shared.f32 	[%rd10+0], %f13;
$Lt_17_15362:
	.loc	3	195	0
	mov.u32 	%r10, 0;
	setp.ne.u32 	%p5, %r3, %r10;
	@%p5 bra 	$Lt_17_15874;
	.loc	3	199	0
	ld.shared.f32 	%f14, [__smem+0];
	ld.param.u64 	%rd11, [__cudaparm_reduce_float_32_false_g_odata];
	cvt.u64.u32 	%rd12, %r1;
	mul.wide.u32 	%rd13, %r1, 4;
	add.u64 	%rd14, %rd11, %rd13;
	st.global.f32 	[%rd14+0], %f14;
$Lt_17_15874:
	.loc	3	451	0
	exit;
$LDWend_reduce_float_32_false:
	} // reduce_float_32_false

	.entry reduce_float_64_false (
		.param .u64 __cudaparm_reduce_float_64_false_g_idata,
		.param .u64 __cudaparm_reduce_float_64_false_g_odata,
		.param .u32 __cudaparm_reduce_float_64_false_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<12>;
	.reg .u64 %rd<16>;
	.reg .f32 %f<18>;
	.reg .pred %p<7>;
	.loc	3	453	0
$LDWbegin_reduce_float_64_false:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 128;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_reduce_float_64_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_18_16130;
	add.u32 	%r6, %r4, 64;
	ld.param.u32 	%r5, [__cudaparm_reduce_float_64_false_n];
	add.u32 	%r7, %r5, 64;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 128;
	cvt.s64.u32 	%rd1, %r8;
	ld.param.u64 	%rd2, [__cudaparm_reduce_float_64_false_g_idata];
	cvt.u64.u32 	%rd3, %r4;
	mul.wide.u32 	%rd4, %r4, 4;
	add.u64 	%rd5, %rd2, %rd4;
	mul.wide.u32 	%rd6, %r8, 4;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_18_14082:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.f32 	%f2, [%rd5+0];
	add.f32 	%f1, %f2, %f1;
	.loc	3	181	0
	ld.param.u32 	%r5, [__cudaparm_reduce_float_64_false_n];
	.loc	3	188	0
	setp.ge.u32 	%p2, %r6, %r5;
	@%p2 bra 	$Lt_18_14338;
 //<loop> Part of loop body line 181, head labeled $Lt_18_14082
	.loc	3	191	0
	ld.global.f32 	%f3, [%rd5+256];
	add.f32 	%f1, %f3, %f1;
$Lt_18_14338:
 //<loop> Part of loop body line 181, head labeled $Lt_18_14082
	add.u32 	%r6, %r6, %r8;
	add.u64 	%rd5, %rd5, %rd6;
	setp.lt.u32 	%p3, %r6, %r7;
	@%p3 bra 	$Lt_18_14082;
	bra.uni 	$Lt_18_13570;
$Lt_18_16130:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_18_13570:
	.loc	3	71	0
	mov.u64 	%rd7, __smem;
	cvt.u64.u32 	%rd8, %r3;
	mul.wide.u32 	%rd9, %r3, 4;
	add.u64 	%rd10, %rd7, %rd9;
	st.volatile.shared.f32 	[%rd10+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r9, 31;
	setp.gt.u32 	%p4, %r3, %r9;
	@%p4 bra 	$Lt_18_15106;
	.loc	3	83	0
	ld.volatile.shared.f32 	%f4, [%rd10+128];
	add.f32 	%f5, %f4, %f1;
	st.volatile.shared.f32 	[%rd10+0], %f5;
	.loc	3	84	0
	ld.volatile.shared.f32 	%f6, [%rd10+64];
	add.f32 	%f7, %f6, %f5;
	st.volatile.shared.f32 	[%rd10+0], %f7;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f8, [%rd10+32];
	add.f32 	%f9, %f8, %f7;
	st.volatile.shared.f32 	[%rd10+0], %f9;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f10, [%rd10+16];
	add.f32 	%f11, %f10, %f9;
	st.volatile.shared.f32 	[%rd10+0], %f11;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f12, [%rd10+8];
	add.f32 	%f13, %f12, %f11;
	st.volatile.shared.f32 	[%rd10+0], %f13;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f14, [%rd10+4];
	add.f32 	%f15, %f14, %f13;
	st.volatile.shared.f32 	[%rd10+0], %f15;
$Lt_18_15106:
	.loc	3	195	0
	mov.u32 	%r10, 0;
	setp.ne.u32 	%p5, %r3, %r10;
	@%p5 bra 	$Lt_18_15618;
	.loc	3	199	0
	ld.shared.f32 	%f16, [__smem+0];
	ld.param.u64 	%rd11, [__cudaparm_reduce_float_64_false_g_odata];
	cvt.u64.u32 	%rd12, %r1;
	mul.wide.u32 	%rd13, %r1, 4;
	add.u64 	%rd14, %rd11, %rd13;
	st.global.f32 	[%rd14+0], %f16;
$Lt_18_15618:
	.loc	3	456	0
	exit;
$LDWend_reduce_float_64_false:
	} // reduce_float_64_false

	.entry reduce_float_128_false (
		.param .u64 __cudaparm_reduce_float_128_false_g_idata,
		.param .u64 __cudaparm_reduce_float_128_false_g_odata,
		.param .u32 __cudaparm_reduce_float_128_false_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<13>;
	.reg .u64 %rd<16>;
	.reg .f32 %f<20>;
	.reg .pred %p<8>;
	.loc	3	458	0
$LDWbegin_reduce_float_128_false:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 256;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_reduce_float_128_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_19_16386;
	add.u32 	%r6, %r4, 128;
	ld.param.u32 	%r5, [__cudaparm_reduce_float_128_false_n];
	add.u32 	%r7, %r5, 128;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 256;
	cvt.s64.u32 	%rd1, %r8;
	ld.param.u64 	%rd2, [__cudaparm_reduce_float_128_false_g_idata];
	cvt.u64.u32 	%rd3, %r4;
	mul.wide.u32 	%rd4, %r4, 4;
	add.u64 	%rd5, %rd2, %rd4;
	mul.wide.u32 	%rd6, %r8, 4;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_19_13826:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.f32 	%f2, [%rd5+0];
	add.f32 	%f1, %f2, %f1;
	.loc	3	181	0
	ld.param.u32 	%r5, [__cudaparm_reduce_float_128_false_n];
	.loc	3	188	0
	setp.ge.u32 	%p2, %r6, %r5;
	@%p2 bra 	$Lt_19_14082;
 //<loop> Part of loop body line 181, head labeled $Lt_19_13826
	.loc	3	191	0
	ld.global.f32 	%f3, [%rd5+512];
	add.f32 	%f1, %f3, %f1;
$Lt_19_14082:
 //<loop> Part of loop body line 181, head labeled $Lt_19_13826
	add.u32 	%r6, %r6, %r8;
	add.u64 	%rd5, %rd5, %rd6;
	setp.lt.u32 	%p3, %r6, %r7;
	@%p3 bra 	$Lt_19_13826;
	bra.uni 	$Lt_19_13314;
$Lt_19_16386:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_19_13314:
	.loc	3	195	0
	mov.f32 	%f4, %f1;
	mov.f32 	%f5, %f4;
	.loc	3	71	0
	mov.u64 	%rd7, __smem;
	cvt.u64.u32 	%rd8, %r3;
	mul.wide.u32 	%rd9, %r3, 4;
	add.u64 	%rd10, %rd7, %rd9;
	st.volatile.shared.f32 	[%rd10+0], %f4;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r9, 63;
	setp.gt.u32 	%p4, %r3, %r9;
	@%p4 bra 	$Lt_19_14850;
	.loc	3	77	0
	ld.volatile.shared.f32 	%f6, [%rd10+256];
	add.f32 	%f5, %f6, %f4;
	st.volatile.shared.f32 	[%rd10+0], %f5;
$Lt_19_14850:
	bar.sync 	0;
	mov.u32 	%r10, 31;
	setp.gt.u32 	%p5, %r3, %r10;
	@%p5 bra 	$Lt_19_15362;
	.loc	3	83	0
	ld.volatile.shared.f32 	%f7, [%rd10+128];
	add.f32 	%f8, %f7, %f5;
	st.volatile.shared.f32 	[%rd10+0], %f8;
	.loc	3	84	0
	ld.volatile.shared.f32 	%f9, [%rd10+64];
	add.f32 	%f10, %f9, %f8;
	st.volatile.shared.f32 	[%rd10+0], %f10;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f11, [%rd10+32];
	add.f32 	%f12, %f11, %f10;
	st.volatile.shared.f32 	[%rd10+0], %f12;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f13, [%rd10+16];
	add.f32 	%f14, %f13, %f12;
	st.volatile.shared.f32 	[%rd10+0], %f14;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f15, [%rd10+8];
	add.f32 	%f16, %f15, %f14;
	st.volatile.shared.f32 	[%rd10+0], %f16;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f17, [%rd10+4];
	add.f32 	%f5, %f17, %f16;
	st.volatile.shared.f32 	[%rd10+0], %f5;
$Lt_19_15362:
	.loc	3	195	0
	mov.u32 	%r11, 0;
	setp.ne.u32 	%p6, %r3, %r11;
	@%p6 bra 	$Lt_19_15874;
	.loc	3	199	0
	ld.shared.f32 	%f18, [__smem+0];
	ld.param.u64 	%rd11, [__cudaparm_reduce_float_128_false_g_odata];
	cvt.u64.u32 	%rd12, %r1;
	mul.wide.u32 	%rd13, %r1, 4;
	add.u64 	%rd14, %rd11, %rd13;
	st.global.f32 	[%rd14+0], %f18;
$Lt_19_15874:
	.loc	3	461	0
	exit;
$LDWend_reduce_float_128_false:
	} // reduce_float_128_false

	.entry reduce_float_256_false (
		.param .u64 __cudaparm_reduce_float_256_false_g_idata,
		.param .u64 __cudaparm_reduce_float_256_false_g_odata,
		.param .u32 __cudaparm_reduce_float_256_false_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<14>;
	.reg .u64 %rd<16>;
	.reg .f32 %f<21>;
	.reg .pred %p<9>;
	.loc	3	463	0
$LDWbegin_reduce_float_256_false:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 512;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_reduce_float_256_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_20_16642;
	add.u32 	%r6, %r4, 256;
	ld.param.u32 	%r5, [__cudaparm_reduce_float_256_false_n];
	add.u32 	%r7, %r5, 256;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 512;
	cvt.s64.u32 	%rd1, %r8;
	ld.param.u64 	%rd2, [__cudaparm_reduce_float_256_false_g_idata];
	cvt.u64.u32 	%rd3, %r4;
	mul.wide.u32 	%rd4, %r4, 4;
	add.u64 	%rd5, %rd2, %rd4;
	mul.wide.u32 	%rd6, %r8, 4;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_20_13570:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.f32 	%f2, [%rd5+0];
	add.f32 	%f1, %f2, %f1;
	.loc	3	181	0
	ld.param.u32 	%r5, [__cudaparm_reduce_float_256_false_n];
	.loc	3	188	0
	setp.ge.u32 	%p2, %r6, %r5;
	@%p2 bra 	$Lt_20_13826;
 //<loop> Part of loop body line 181, head labeled $Lt_20_13570
	.loc	3	191	0
	ld.global.f32 	%f3, [%rd5+1024];
	add.f32 	%f1, %f3, %f1;
$Lt_20_13826:
 //<loop> Part of loop body line 181, head labeled $Lt_20_13570
	add.u32 	%r6, %r6, %r8;
	add.u64 	%rd5, %rd5, %rd6;
	setp.lt.u32 	%p3, %r6, %r7;
	@%p3 bra 	$Lt_20_13570;
	bra.uni 	$Lt_20_13058;
$Lt_20_16642:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_20_13058:
	.loc	3	195	0
	mov.f32 	%f4, %f1;
	mov.f32 	%f5, %f4;
	.loc	3	71	0
	mov.u64 	%rd7, __smem;
	cvt.u64.u32 	%rd8, %r3;
	mul.wide.u32 	%rd9, %r3, 4;
	add.u64 	%rd10, %rd7, %rd9;
	st.volatile.shared.f32 	[%rd10+0], %f4;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r9, 127;
	setp.gt.u32 	%p4, %r3, %r9;
	@%p4 bra 	$Lt_20_14594;
	.loc	3	76	0
	ld.volatile.shared.f32 	%f6, [%rd10+512];
	add.f32 	%f5, %f6, %f4;
	st.volatile.shared.f32 	[%rd10+0], %f5;
$Lt_20_14594:
	bar.sync 	0;
	mov.u32 	%r10, 63;
	setp.gt.u32 	%p5, %r3, %r10;
	@%p5 bra 	$Lt_20_15106;
	.loc	3	77	0
	ld.volatile.shared.f32 	%f7, [%rd10+256];
	add.f32 	%f5, %f7, %f5;
	st.volatile.shared.f32 	[%rd10+0], %f5;
$Lt_20_15106:
	bar.sync 	0;
	mov.u32 	%r11, 31;
	setp.gt.u32 	%p6, %r3, %r11;
	@%p6 bra 	$Lt_20_15618;
	.loc	3	83	0
	ld.volatile.shared.f32 	%f8, [%rd10+128];
	add.f32 	%f9, %f8, %f5;
	st.volatile.shared.f32 	[%rd10+0], %f9;
	.loc	3	84	0
	ld.volatile.shared.f32 	%f10, [%rd10+64];
	add.f32 	%f11, %f10, %f9;
	st.volatile.shared.f32 	[%rd10+0], %f11;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f12, [%rd10+32];
	add.f32 	%f13, %f12, %f11;
	st.volatile.shared.f32 	[%rd10+0], %f13;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f14, [%rd10+16];
	add.f32 	%f15, %f14, %f13;
	st.volatile.shared.f32 	[%rd10+0], %f15;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f16, [%rd10+8];
	add.f32 	%f17, %f16, %f15;
	st.volatile.shared.f32 	[%rd10+0], %f17;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f18, [%rd10+4];
	add.f32 	%f5, %f18, %f17;
	st.volatile.shared.f32 	[%rd10+0], %f5;
$Lt_20_15618:
	.loc	3	195	0
	mov.u32 	%r12, 0;
	setp.ne.u32 	%p7, %r3, %r12;
	@%p7 bra 	$Lt_20_16130;
	.loc	3	199	0
	ld.shared.f32 	%f19, [__smem+0];
	ld.param.u64 	%rd11, [__cudaparm_reduce_float_256_false_g_odata];
	cvt.u64.u32 	%rd12, %r1;
	mul.wide.u32 	%rd13, %r1, 4;
	add.u64 	%rd14, %rd11, %rd13;
	st.global.f32 	[%rd14+0], %f19;
$Lt_20_16130:
	.loc	3	466	0
	exit;
$LDWend_reduce_float_256_false:
	} // reduce_float_256_false

	.entry reduce_float_512_false (
		.param .u64 __cudaparm_reduce_float_512_false_g_idata,
		.param .u64 __cudaparm_reduce_float_512_false_g_odata,
		.param .u32 __cudaparm_reduce_float_512_false_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<16>;
	.reg .f32 %f<22>;
	.reg .pred %p<10>;
	.loc	3	468	0
$LDWbegin_reduce_float_512_false:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 1024;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_reduce_float_512_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_21_16898;
	add.u32 	%r6, %r4, 512;
	ld.param.u32 	%r5, [__cudaparm_reduce_float_512_false_n];
	add.u32 	%r7, %r5, 512;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 1024;
	cvt.s64.u32 	%rd1, %r8;
	ld.param.u64 	%rd2, [__cudaparm_reduce_float_512_false_g_idata];
	cvt.u64.u32 	%rd3, %r4;
	mul.wide.u32 	%rd4, %r4, 4;
	add.u64 	%rd5, %rd2, %rd4;
	mul.wide.u32 	%rd6, %r8, 4;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_21_13314:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.f32 	%f2, [%rd5+0];
	add.f32 	%f1, %f2, %f1;
	.loc	3	181	0
	ld.param.u32 	%r5, [__cudaparm_reduce_float_512_false_n];
	.loc	3	188	0
	setp.ge.u32 	%p2, %r6, %r5;
	@%p2 bra 	$Lt_21_13570;
 //<loop> Part of loop body line 181, head labeled $Lt_21_13314
	.loc	3	191	0
	ld.global.f32 	%f3, [%rd5+2048];
	add.f32 	%f1, %f3, %f1;
$Lt_21_13570:
 //<loop> Part of loop body line 181, head labeled $Lt_21_13314
	add.u32 	%r6, %r6, %r8;
	add.u64 	%rd5, %rd5, %rd6;
	setp.lt.u32 	%p3, %r6, %r7;
	@%p3 bra 	$Lt_21_13314;
	bra.uni 	$Lt_21_12802;
$Lt_21_16898:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_21_12802:
	.loc	3	195	0
	mov.f32 	%f4, %f1;
	mov.f32 	%f5, %f4;
	.loc	3	71	0
	mov.u64 	%rd7, __smem;
	cvt.u64.u32 	%rd8, %r3;
	mul.wide.u32 	%rd9, %r3, 4;
	add.u64 	%rd10, %rd7, %rd9;
	st.volatile.shared.f32 	[%rd10+0], %f4;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r9, 255;
	setp.gt.u32 	%p4, %r3, %r9;
	@%p4 bra 	$Lt_21_14338;
	.loc	3	75	0
	ld.volatile.shared.f32 	%f6, [%rd10+1024];
	add.f32 	%f5, %f6, %f4;
	st.volatile.shared.f32 	[%rd10+0], %f5;
$Lt_21_14338:
	bar.sync 	0;
	mov.u32 	%r10, 127;
	setp.gt.u32 	%p5, %r3, %r10;
	@%p5 bra 	$Lt_21_14850;
	.loc	3	76	0
	ld.volatile.shared.f32 	%f7, [%rd10+512];
	add.f32 	%f5, %f7, %f5;
	st.volatile.shared.f32 	[%rd10+0], %f5;
$Lt_21_14850:
	bar.sync 	0;
	mov.u32 	%r11, 63;
	setp.gt.u32 	%p6, %r3, %r11;
	@%p6 bra 	$Lt_21_15362;
	.loc	3	77	0
	ld.volatile.shared.f32 	%f8, [%rd10+256];
	add.f32 	%f5, %f8, %f5;
	st.volatile.shared.f32 	[%rd10+0], %f5;
$Lt_21_15362:
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p7, %r3, %r12;
	@%p7 bra 	$Lt_21_15874;
	.loc	3	83	0
	ld.volatile.shared.f32 	%f9, [%rd10+128];
	add.f32 	%f10, %f9, %f5;
	st.volatile.shared.f32 	[%rd10+0], %f10;
	.loc	3	84	0
	ld.volatile.shared.f32 	%f11, [%rd10+64];
	add.f32 	%f12, %f11, %f10;
	st.volatile.shared.f32 	[%rd10+0], %f12;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f13, [%rd10+32];
	add.f32 	%f14, %f13, %f12;
	st.volatile.shared.f32 	[%rd10+0], %f14;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f15, [%rd10+16];
	add.f32 	%f16, %f15, %f14;
	st.volatile.shared.f32 	[%rd10+0], %f16;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f17, [%rd10+8];
	add.f32 	%f18, %f17, %f16;
	st.volatile.shared.f32 	[%rd10+0], %f18;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f19, [%rd10+4];
	add.f32 	%f5, %f19, %f18;
	st.volatile.shared.f32 	[%rd10+0], %f5;
$Lt_21_15874:
	.loc	3	195	0
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p8, %r3, %r13;
	@%p8 bra 	$Lt_21_16386;
	.loc	3	199	0
	ld.shared.f32 	%f20, [__smem+0];
	ld.param.u64 	%rd11, [__cudaparm_reduce_float_512_false_g_odata];
	cvt.u64.u32 	%rd12, %r1;
	mul.wide.u32 	%rd13, %r1, 4;
	add.u64 	%rd14, %rd11, %rd13;
	st.global.f32 	[%rd14+0], %f20;
$Lt_21_16386:
	.loc	3	471	0
	exit;
$LDWend_reduce_float_512_false:
	} // reduce_float_512_false

	.entry tex_reduce_256_false (
		.param .u64 __cudaparm_tex_reduce_256_false_g_odata,
		.param .u32 __cudaparm_tex_reduce_256_false_n,
		.param .u32 __cudaparm_tex_reduce_256_false_stride)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<19>;
	.reg .u64 %rd<10>;
	.reg .f32 %f<37>;
	.reg .pred %p<9>;
	.loc	3	477	0
$LDWbegin_tex_reduce_256_false:
	.loc	3	240	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 512;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	mov.s32 	%r5, %r4;
	ld.param.u32 	%r6, [__cudaparm_tex_reduce_256_false_n];
	setp.ge.u32 	%p1, %r4, %r6;
	@%p1 bra 	$Lt_22_16642;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r7, %rh1, 512;
	ld.param.u32 	%r8, [__cudaparm_tex_reduce_256_false_stride];
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_22_13570:
 //<loop> Loop body line 240, nesting depth: 1, estimated iterations: unknown
	ld.param.u32 	%r8, [__cudaparm_tex_reduce_256_false_stride];
	rem.u32 	%r9, %r5, %r8;
	cvt.rn.f32.u32 	%f2, %r9;
	div.u32 	%r10, %r5, %r8;
	cvt.rn.f32.u32 	%f3, %r10;
	mov.f32 	%f4, 0f00000000;     	// 0
	mov.f32 	%f5, 0f00000000;     	// 0
	tex.2d.v4.f32.f32 {%f6,%f7,%f8,%f9},[tex_ref_1,{%f2,%f3,%f4,%f5}];
 //<loop> Part of loop body line 240, head labeled $Lt_22_13570
	.loc	3	248	0
	mov.f32 	%f10, %f6;
	add.f32 	%f1, %f10, %f1;
	add.u32 	%r11, %r5, 256;
	.loc	3	240	0
	ld.param.u32 	%r6, [__cudaparm_tex_reduce_256_false_n];
	.loc	3	248	0
	setp.ge.u32 	%p2, %r11, %r6;
	@%p2 bra 	$Lt_22_13826;
 //<loop> Part of loop body line 240, head labeled $Lt_22_13570
	.loc	3	240	0
	ld.param.u32 	%r8, [__cudaparm_tex_reduce_256_false_stride];
	.loc	3	248	0
	rem.u32 	%r12, %r11, %r8;
	cvt.rn.f32.u32 	%f11, %r12;
	div.u32 	%r13, %r11, %r8;
	cvt.rn.f32.u32 	%f12, %r13;
	mov.f32 	%f13, 0f00000000;    	// 0
	mov.f32 	%f14, 0f00000000;    	// 0
	tex.2d.v4.f32.f32 {%f15,%f16,%f17,%f18},[tex_ref_1,{%f11,%f12,%f13,%f14}];
 //<loop> Part of loop body line 240, head labeled $Lt_22_13570
	.loc	3	253	0
	mov.f32 	%f19, %f15;
	add.f32 	%f1, %f19, %f1;
$Lt_22_13826:
 //<loop> Part of loop body line 240, head labeled $Lt_22_13570
	add.u32 	%r5, %r7, %r5;
	.loc	3	240	0
	ld.param.u32 	%r6, [__cudaparm_tex_reduce_256_false_n];
	.loc	3	253	0
	setp.lt.u32 	%p3, %r5, %r6;
	@%p3 bra 	$Lt_22_13570;
	bra.uni 	$Lt_22_13058;
$Lt_22_16642:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_22_13058:
	.loc	3	258	0
	mov.f32 	%f20, %f1;
	mov.f32 	%f21, %f20;
	.loc	3	71	0
	mov.u64 	%rd1, __smem;
	cvt.u64.u32 	%rd2, %r3;
	mul.wide.u32 	%rd3, %r3, 4;
	add.u64 	%rd4, %rd1, %rd3;
	st.volatile.shared.f32 	[%rd4+0], %f20;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r14, 127;
	setp.gt.u32 	%p4, %r3, %r14;
	@%p4 bra 	$Lt_22_14594;
	.loc	3	76	0
	ld.volatile.shared.f32 	%f22, [%rd4+512];
	add.f32 	%f21, %f22, %f20;
	st.volatile.shared.f32 	[%rd4+0], %f21;
$Lt_22_14594:
	bar.sync 	0;
	mov.u32 	%r15, 63;
	setp.gt.u32 	%p5, %r3, %r15;
	@%p5 bra 	$Lt_22_15106;
	.loc	3	77	0
	ld.volatile.shared.f32 	%f23, [%rd4+256];
	add.f32 	%f21, %f23, %f21;
	st.volatile.shared.f32 	[%rd4+0], %f21;
$Lt_22_15106:
	bar.sync 	0;
	mov.u32 	%r16, 31;
	setp.gt.u32 	%p6, %r3, %r16;
	@%p6 bra 	$Lt_22_15618;
	.loc	3	83	0
	ld.volatile.shared.f32 	%f24, [%rd4+128];
	add.f32 	%f25, %f24, %f21;
	st.volatile.shared.f32 	[%rd4+0], %f25;
	.loc	3	84	0
	ld.volatile.shared.f32 	%f26, [%rd4+64];
	add.f32 	%f27, %f26, %f25;
	st.volatile.shared.f32 	[%rd4+0], %f27;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f28, [%rd4+32];
	add.f32 	%f29, %f28, %f27;
	st.volatile.shared.f32 	[%rd4+0], %f29;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f30, [%rd4+16];
	add.f32 	%f31, %f30, %f29;
	st.volatile.shared.f32 	[%rd4+0], %f31;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f32, [%rd4+8];
	add.f32 	%f33, %f32, %f31;
	st.volatile.shared.f32 	[%rd4+0], %f33;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f34, [%rd4+4];
	add.f32 	%f21, %f34, %f33;
	st.volatile.shared.f32 	[%rd4+0], %f21;
$Lt_22_15618:
	.loc	3	258	0
	mov.u32 	%r17, 0;
	setp.ne.u32 	%p7, %r3, %r17;
	@%p7 bra 	$Lt_22_16130;
	.loc	3	262	0
	ld.shared.f32 	%f35, [__smem+0];
	ld.param.u64 	%rd5, [__cudaparm_tex_reduce_256_false_g_odata];
	cvt.u64.u32 	%rd6, %r1;
	mul.wide.u32 	%rd7, %r1, 4;
	add.u64 	%rd8, %rd5, %rd7;
	st.global.f32 	[%rd8+0], %f35;
$Lt_22_16130:
	.loc	3	480	0
	exit;
$LDWend_tex_reduce_256_false:
	} // tex_reduce_256_false

	.entry tex_count_256_false (
		.param .u64 __cudaparm_tex_count_256_false_g_odata,
		.param .u32 __cudaparm_tex_count_256_false_n,
		.param .u32 __cudaparm_tex_count_256_false_stride)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<19>;
	.reg .u64 %rd<10>;
	.reg .f32 %f<41>;
	.reg .f64 %fd<6>;
	.reg .pred %p<11>;
	.loc	3	482	0
$LDWbegin_tex_count_256_false:
	.loc	3	333	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 512;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	mov.s32 	%r5, %r4;
	ld.param.u32 	%r6, [__cudaparm_tex_count_256_false_n];
	setp.ge.u32 	%p1, %r4, %r6;
	@%p1 bra 	$Lt_23_18178;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r7, %rh1, 512;
	ld.param.u32 	%r8, [__cudaparm_tex_count_256_false_stride];
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_23_15106:
 //<loop> Loop body line 333, nesting depth: 1, estimated iterations: unknown
	ld.param.u32 	%r8, [__cudaparm_tex_count_256_false_stride];
	rem.u32 	%r9, %r5, %r8;
	cvt.rn.f32.u32 	%f2, %r9;
	div.u32 	%r10, %r5, %r8;
	cvt.rn.f32.u32 	%f3, %r10;
	mov.f32 	%f4, 0f00000000;     	// 0
	mov.f32 	%f5, 0f00000000;     	// 0
	tex.2d.v4.f32.f32 {%f6,%f7,%f8,%f9},[tex_ref_1,{%f2,%f3,%f4,%f5}];
 //<loop> Part of loop body line 333, head labeled $Lt_23_15106
	.loc	3	341	0
	mov.f32 	%f10, %f6;
	.loc	3	340	0
	mov.f32 	%f11, 0f3f800000;    	// 1
	add.f32 	%f12, %f1, %f11;
	cvt.f64.f32 	%fd1, %f10;
	mov.f64 	%fd2, 0d0000000000000000;	// 0
	setp.ne.f64 	%p2, %fd1, %fd2;
	selp.f32 	%f1, %f12, %f1, %p2;
	add.u32 	%r11, %r5, 256;
	.loc	3	333	0
	ld.param.u32 	%r6, [__cudaparm_tex_count_256_false_n];
	.loc	3	340	0
	setp.ge.u32 	%p3, %r11, %r6;
	@%p3 bra 	$Lt_23_15362;
 //<loop> Part of loop body line 333, head labeled $Lt_23_15106
	.loc	3	333	0
	ld.param.u32 	%r8, [__cudaparm_tex_count_256_false_stride];
	.loc	3	340	0
	rem.u32 	%r12, %r11, %r8;
	cvt.rn.f32.u32 	%f13, %r12;
	div.u32 	%r13, %r11, %r8;
	cvt.rn.f32.u32 	%f14, %r13;
	mov.f32 	%f15, 0f00000000;    	// 0
	mov.f32 	%f16, 0f00000000;    	// 0
	tex.2d.v4.f32.f32 {%f17,%f18,%f19,%f20},[tex_ref_1,{%f13,%f14,%f15,%f16}];
 //<loop> Part of loop body line 333, head labeled $Lt_23_15106
	.loc	3	348	0
	mov.f32 	%f21, %f17;
	.loc	3	347	0
	mov.f32 	%f22, 0f3f800000;    	// 1
	add.f32 	%f23, %f1, %f22;
	cvt.f64.f32 	%fd3, %f21;
	mov.f64 	%fd4, 0d0000000000000000;	// 0
	setp.ne.f64 	%p4, %fd3, %fd4;
	selp.f32 	%f1, %f23, %f1, %p4;
$Lt_23_15362:
 //<loop> Part of loop body line 333, head labeled $Lt_23_15106
	add.u32 	%r5, %r7, %r5;
	.loc	3	333	0
	ld.param.u32 	%r6, [__cudaparm_tex_count_256_false_n];
	.loc	3	347	0
	setp.lt.u32 	%p5, %r5, %r6;
	@%p5 bra 	$Lt_23_15106;
	bra.uni 	$Lt_23_14594;
$Lt_23_18178:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_23_14594:
	.loc	3	355	0
	mov.f32 	%f24, %f1;
	mov.f32 	%f25, %f24;
	.loc	3	71	0
	mov.u64 	%rd1, __smem;
	cvt.u64.u32 	%rd2, %r3;
	mul.wide.u32 	%rd3, %r3, 4;
	add.u64 	%rd4, %rd1, %rd3;
	st.volatile.shared.f32 	[%rd4+0], %f24;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r14, 127;
	setp.gt.u32 	%p6, %r3, %r14;
	@%p6 bra 	$Lt_23_16130;
	.loc	3	76	0
	ld.volatile.shared.f32 	%f26, [%rd4+512];
	add.f32 	%f25, %f26, %f24;
	st.volatile.shared.f32 	[%rd4+0], %f25;
$Lt_23_16130:
	bar.sync 	0;
	mov.u32 	%r15, 63;
	setp.gt.u32 	%p7, %r3, %r15;
	@%p7 bra 	$Lt_23_16642;
	.loc	3	77	0
	ld.volatile.shared.f32 	%f27, [%rd4+256];
	add.f32 	%f25, %f27, %f25;
	st.volatile.shared.f32 	[%rd4+0], %f25;
$Lt_23_16642:
	bar.sync 	0;
	mov.u32 	%r16, 31;
	setp.gt.u32 	%p8, %r3, %r16;
	@%p8 bra 	$Lt_23_17154;
	.loc	3	83	0
	ld.volatile.shared.f32 	%f28, [%rd4+128];
	add.f32 	%f29, %f28, %f25;
	st.volatile.shared.f32 	[%rd4+0], %f29;
	.loc	3	84	0
	ld.volatile.shared.f32 	%f30, [%rd4+64];
	add.f32 	%f31, %f30, %f29;
	st.volatile.shared.f32 	[%rd4+0], %f31;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f32, [%rd4+32];
	add.f32 	%f33, %f32, %f31;
	st.volatile.shared.f32 	[%rd4+0], %f33;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f34, [%rd4+16];
	add.f32 	%f35, %f34, %f33;
	st.volatile.shared.f32 	[%rd4+0], %f35;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f36, [%rd4+8];
	add.f32 	%f37, %f36, %f35;
	st.volatile.shared.f32 	[%rd4+0], %f37;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f38, [%rd4+4];
	add.f32 	%f25, %f38, %f37;
	st.volatile.shared.f32 	[%rd4+0], %f25;
$Lt_23_17154:
	.loc	3	355	0
	mov.u32 	%r17, 0;
	setp.ne.u32 	%p9, %r3, %r17;
	@%p9 bra 	$Lt_23_17666;
	.loc	3	359	0
	ld.shared.f32 	%f39, [__smem+0];
	ld.param.u64 	%rd5, [__cudaparm_tex_count_256_false_g_odata];
	cvt.u64.u32 	%rd6, %r1;
	mul.wide.u32 	%rd7, %r1, 4;
	add.u64 	%rd8, %rd5, %rd7;
	st.global.f32 	[%rd8+0], %f39;
$Lt_23_17666:
	.loc	3	485	0
	exit;
$LDWend_tex_count_256_false:
	} // tex_count_256_false

	.entry chamfer_reduce_256_false (
		.param .u64 __cudaparm_chamfer_reduce_256_false_g_odata,
		.param .u32 __cudaparm_chamfer_reduce_256_false_n,
		.param .u32 __cudaparm_chamfer_reduce_256_false_stride)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<19>;
	.reg .u64 %rd<10>;
	.reg .f32 %f<59>;
	.reg .pred %p<9>;
	.loc	3	487	0
$LDWbegin_chamfer_reduce_256_false:
	.loc	3	287	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 512;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	mov.s32 	%r5, %r4;
	ld.param.u32 	%r6, [__cudaparm_chamfer_reduce_256_false_n];
	setp.ge.u32 	%p1, %r4, %r6;
	@%p1 bra 	$Lt_24_16642;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r7, %rh1, 512;
	ld.param.u32 	%r8, [__cudaparm_chamfer_reduce_256_false_stride];
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_24_13570:
 //<loop> Loop body line 287, nesting depth: 1, estimated iterations: unknown
	ld.param.u32 	%r8, [__cudaparm_chamfer_reduce_256_false_stride];
	rem.u32 	%r9, %r5, %r8;
	cvt.rn.f32.u32 	%f2, %r9;
	div.u32 	%r10, %r5, %r8;
	cvt.rn.f32.u32 	%f3, %r10;
	mov.f32 	%f4, %f2;
	mov.f32 	%f5, %f3;
	mov.f32 	%f6, 0f00000000;     	// 0
	mov.f32 	%f7, 0f00000000;     	// 0
	tex.2d.v4.f32.f32 {%f8,%f9,%f10,%f11},[tex_ref_1,{%f4,%f5,%f6,%f7}];
 //<loop> Part of loop body line 287, head labeled $Lt_24_13570
	.loc	3	295	0
	mov.f32 	%f12, %f8;
	mov.f32 	%f13, %f2;
	mov.f32 	%f14, %f3;
	mov.f32 	%f15, 0f00000000;    	// 0
	mov.f32 	%f16, 0f00000000;    	// 0
	tex.2d.v4.f32.f32 {%f17,%f18,%f19,%f20},[tex_ref_2,{%f13,%f14,%f15,%f16}];
 //<loop> Part of loop body line 287, head labeled $Lt_24_13570
	mov.f32 	%f21, %f17;
	mad.f32 	%f1, %f12, %f21, %f1;
	add.u32 	%r11, %r5, 256;
	.loc	3	287	0
	ld.param.u32 	%r6, [__cudaparm_chamfer_reduce_256_false_n];
	.loc	3	295	0
	setp.ge.u32 	%p2, %r11, %r6;
	@%p2 bra 	$Lt_24_13826;
 //<loop> Part of loop body line 287, head labeled $Lt_24_13570
	.loc	3	287	0
	ld.param.u32 	%r8, [__cudaparm_chamfer_reduce_256_false_stride];
	.loc	3	295	0
	rem.u32 	%r12, %r11, %r8;
	cvt.rn.f32.u32 	%f22, %r12;
	div.u32 	%r13, %r11, %r8;
	cvt.rn.f32.u32 	%f23, %r13;
	mov.f32 	%f24, %f22;
	mov.f32 	%f25, %f23;
	mov.f32 	%f26, 0f00000000;    	// 0
	mov.f32 	%f27, 0f00000000;    	// 0
	tex.2d.v4.f32.f32 {%f28,%f29,%f30,%f31},[tex_ref_1,{%f24,%f25,%f26,%f27}];
 //<loop> Part of loop body line 287, head labeled $Lt_24_13570
	.loc	3	300	0
	mov.f32 	%f32, %f28;
	mov.f32 	%f33, %f22;
	mov.f32 	%f34, %f23;
	mov.f32 	%f35, 0f00000000;    	// 0
	mov.f32 	%f36, 0f00000000;    	// 0
	tex.2d.v4.f32.f32 {%f37,%f38,%f39,%f40},[tex_ref_2,{%f33,%f34,%f35,%f36}];
 //<loop> Part of loop body line 287, head labeled $Lt_24_13570
	mov.f32 	%f41, %f37;
	mad.f32 	%f1, %f32, %f41, %f1;
$Lt_24_13826:
 //<loop> Part of loop body line 287, head labeled $Lt_24_13570
	add.u32 	%r5, %r7, %r5;
	.loc	3	287	0
	ld.param.u32 	%r6, [__cudaparm_chamfer_reduce_256_false_n];
	.loc	3	300	0
	setp.lt.u32 	%p3, %r5, %r6;
	@%p3 bra 	$Lt_24_13570;
	bra.uni 	$Lt_24_13058;
$Lt_24_16642:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_24_13058:
	.loc	3	305	0
	mov.f32 	%f42, %f1;
	mov.f32 	%f43, %f42;
	.loc	3	71	0
	mov.u64 	%rd1, __smem;
	cvt.u64.u32 	%rd2, %r3;
	mul.wide.u32 	%rd3, %r3, 4;
	add.u64 	%rd4, %rd1, %rd3;
	st.volatile.shared.f32 	[%rd4+0], %f42;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r14, 127;
	setp.gt.u32 	%p4, %r3, %r14;
	@%p4 bra 	$Lt_24_14594;
	.loc	3	76	0
	ld.volatile.shared.f32 	%f44, [%rd4+512];
	add.f32 	%f43, %f44, %f42;
	st.volatile.shared.f32 	[%rd4+0], %f43;
$Lt_24_14594:
	bar.sync 	0;
	mov.u32 	%r15, 63;
	setp.gt.u32 	%p5, %r3, %r15;
	@%p5 bra 	$Lt_24_15106;
	.loc	3	77	0
	ld.volatile.shared.f32 	%f45, [%rd4+256];
	add.f32 	%f43, %f45, %f43;
	st.volatile.shared.f32 	[%rd4+0], %f43;
$Lt_24_15106:
	bar.sync 	0;
	mov.u32 	%r16, 31;
	setp.gt.u32 	%p6, %r3, %r16;
	@%p6 bra 	$Lt_24_15618;
	.loc	3	83	0
	ld.volatile.shared.f32 	%f46, [%rd4+128];
	add.f32 	%f47, %f46, %f43;
	st.volatile.shared.f32 	[%rd4+0], %f47;
	.loc	3	84	0
	ld.volatile.shared.f32 	%f48, [%rd4+64];
	add.f32 	%f49, %f48, %f47;
	st.volatile.shared.f32 	[%rd4+0], %f49;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f50, [%rd4+32];
	add.f32 	%f51, %f50, %f49;
	st.volatile.shared.f32 	[%rd4+0], %f51;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f52, [%rd4+16];
	add.f32 	%f53, %f52, %f51;
	st.volatile.shared.f32 	[%rd4+0], %f53;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f54, [%rd4+8];
	add.f32 	%f55, %f54, %f53;
	st.volatile.shared.f32 	[%rd4+0], %f55;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f56, [%rd4+4];
	add.f32 	%f43, %f56, %f55;
	st.volatile.shared.f32 	[%rd4+0], %f43;
$Lt_24_15618:
	.loc	3	305	0
	mov.u32 	%r17, 0;
	setp.ne.u32 	%p7, %r3, %r17;
	@%p7 bra 	$Lt_24_16130;
	.loc	3	309	0
	ld.shared.f32 	%f57, [__smem+0];
	ld.param.u64 	%rd5, [__cudaparm_chamfer_reduce_256_false_g_odata];
	cvt.u64.u32 	%rd6, %r1;
	mul.wide.u32 	%rd7, %r1, 4;
	add.u64 	%rd8, %rd5, %rd7;
	st.global.f32 	[%rd8+0], %f57;
$Lt_24_16130:
	.loc	3	490	0
	exit;
$LDWend_chamfer_reduce_256_false:
	} // chamfer_reduce_256_false

	.entry reduce_uchar_1_true (
		.param .u64 __cudaparm_reduce_uchar_1_true_g_idata,
		.param .u64 __cudaparm_reduce_uchar_1_true_g_odata,
		.param .u32 __cudaparm_reduce_uchar_1_true_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<12>;
	.reg .u64 %rd<14>;
	.reg .f32 %f<7>;
	.reg .pred %p<5>;
	.loc	3	500	0
$LDWbegin_reduce_uchar_1_true:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 2;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	mov.s32 	%r5, %r4;
	ld.param.u32 	%r6, [__cudaparm_reduce_uchar_1_true_n];
	setp.ge.u32 	%p1, %r4, %r6;
	@%p1 bra 	$Lt_25_16642;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r7, %rh1, 2;
	cvt.u64.u32 	%rd1, %r4;
	ld.param.u64 	%rd2, [__cudaparm_reduce_uchar_1_true_g_idata];
	add.u64 	%rd3, %rd1, %rd2;
	cvt.s64.u32 	%rd4, %r7;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_25_15618:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.u8 	%r8, [%rd3+0];
	cvt.rn.f32.u32 	%f2, %r8;
	add.f32 	%f3, %f2, %f1;
	.loc	3	191	0
	ld.global.u8 	%r9, [%rd3+1];
	cvt.rn.f32.u32 	%f4, %r9;
	add.f32 	%f1, %f4, %f3;
	add.u32 	%r5, %r7, %r5;
	add.u64 	%rd3, %rd4, %rd3;
	.loc	3	181	0
	ld.param.u32 	%r6, [__cudaparm_reduce_uchar_1_true_n];
	.loc	3	191	0
	setp.lt.u32 	%p2, %r5, %r6;
	@%p2 bra 	$Lt_25_15618;
	bra.uni 	$Lt_25_15106;
$Lt_25_16642:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_25_15106:
	.loc	3	71	0
	mov.u64 	%rd5, __smem;
	cvt.u64.u32 	%rd6, %r3;
	mul.wide.u32 	%rd7, %r3, 4;
	add.u64 	%rd8, %rd5, %rd7;
	st.volatile.shared.f32 	[%rd8+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	.loc	3	195	0
	mov.u32 	%r10, 0;
	setp.ne.u32 	%p3, %r3, %r10;
	@%p3 bra 	$Lt_25_16130;
	.loc	3	199	0
	ld.shared.f32 	%f5, [__smem+0];
	ld.param.u64 	%rd9, [__cudaparm_reduce_uchar_1_true_g_odata];
	cvt.u64.u32 	%rd10, %r1;
	mul.wide.u32 	%rd11, %r1, 4;
	add.u64 	%rd12, %rd9, %rd11;
	st.global.f32 	[%rd12+0], %f5;
$Lt_25_16130:
	.loc	3	503	0
	exit;
$LDWend_reduce_uchar_1_true:
	} // reduce_uchar_1_true

	.entry reduce_uchar_2_true (
		.param .u64 __cudaparm_reduce_uchar_2_true_g_idata,
		.param .u64 __cudaparm_reduce_uchar_2_true_g_odata,
		.param .u32 __cudaparm_reduce_uchar_2_true_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<13>;
	.reg .u64 %rd<14>;
	.reg .f32 %f<9>;
	.reg .pred %p<6>;
	.loc	3	505	0
$LDWbegin_reduce_uchar_2_true:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 4;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	mov.s32 	%r5, %r4;
	ld.param.u32 	%r6, [__cudaparm_reduce_uchar_2_true_n];
	setp.ge.u32 	%p1, %r4, %r6;
	@%p1 bra 	$Lt_26_16898;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r7, %rh1, 4;
	cvt.u64.u32 	%rd1, %r4;
	ld.param.u64 	%rd2, [__cudaparm_reduce_uchar_2_true_g_idata];
	add.u64 	%rd3, %rd1, %rd2;
	cvt.s64.u32 	%rd4, %r7;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_26_15362:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.u8 	%r8, [%rd3+0];
	cvt.rn.f32.u32 	%f2, %r8;
	add.f32 	%f3, %f2, %f1;
	.loc	3	191	0
	ld.global.u8 	%r9, [%rd3+2];
	cvt.rn.f32.u32 	%f4, %r9;
	add.f32 	%f1, %f4, %f3;
	add.u32 	%r5, %r7, %r5;
	add.u64 	%rd3, %rd4, %rd3;
	.loc	3	181	0
	ld.param.u32 	%r6, [__cudaparm_reduce_uchar_2_true_n];
	.loc	3	191	0
	setp.lt.u32 	%p2, %r5, %r6;
	@%p2 bra 	$Lt_26_15362;
	bra.uni 	$Lt_26_14850;
$Lt_26_16898:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_26_14850:
	.loc	3	71	0
	mov.u64 	%rd5, __smem;
	cvt.u64.u32 	%rd6, %r3;
	mul.wide.u32 	%rd7, %r3, 4;
	add.u64 	%rd8, %rd5, %rd7;
	st.volatile.shared.f32 	[%rd8+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r10, 31;
	setp.gt.u32 	%p3, %r3, %r10;
	@%p3 bra 	$Lt_26_15874;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f5, [%rd8+4];
	add.f32 	%f6, %f5, %f1;
	st.volatile.shared.f32 	[%rd8+0], %f6;
$Lt_26_15874:
	.loc	3	195	0
	mov.u32 	%r11, 0;
	setp.ne.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_26_16386;
	.loc	3	199	0
	ld.shared.f32 	%f7, [__smem+0];
	ld.param.u64 	%rd9, [__cudaparm_reduce_uchar_2_true_g_odata];
	cvt.u64.u32 	%rd10, %r1;
	mul.wide.u32 	%rd11, %r1, 4;
	add.u64 	%rd12, %rd9, %rd11;
	st.global.f32 	[%rd12+0], %f7;
$Lt_26_16386:
	.loc	3	508	0
	exit;
$LDWend_reduce_uchar_2_true:
	} // reduce_uchar_2_true

	.entry reduce_uchar_4_true (
		.param .u64 __cudaparm_reduce_uchar_4_true_g_idata,
		.param .u64 __cudaparm_reduce_uchar_4_true_g_odata,
		.param .u32 __cudaparm_reduce_uchar_4_true_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<13>;
	.reg .u64 %rd<14>;
	.reg .f32 %f<11>;
	.reg .pred %p<6>;
	.loc	3	510	0
$LDWbegin_reduce_uchar_4_true:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 8;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	mov.s32 	%r5, %r4;
	ld.param.u32 	%r6, [__cudaparm_reduce_uchar_4_true_n];
	setp.ge.u32 	%p1, %r4, %r6;
	@%p1 bra 	$Lt_27_16642;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r7, %rh1, 8;
	cvt.u64.u32 	%rd1, %r4;
	ld.param.u64 	%rd2, [__cudaparm_reduce_uchar_4_true_g_idata];
	add.u64 	%rd3, %rd1, %rd2;
	cvt.s64.u32 	%rd4, %r7;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_27_15106:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.u8 	%r8, [%rd3+0];
	cvt.rn.f32.u32 	%f2, %r8;
	add.f32 	%f3, %f2, %f1;
	.loc	3	191	0
	ld.global.u8 	%r9, [%rd3+4];
	cvt.rn.f32.u32 	%f4, %r9;
	add.f32 	%f1, %f4, %f3;
	add.u32 	%r5, %r7, %r5;
	add.u64 	%rd3, %rd4, %rd3;
	.loc	3	181	0
	ld.param.u32 	%r6, [__cudaparm_reduce_uchar_4_true_n];
	.loc	3	191	0
	setp.lt.u32 	%p2, %r5, %r6;
	@%p2 bra 	$Lt_27_15106;
	bra.uni 	$Lt_27_14594;
$Lt_27_16642:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_27_14594:
	.loc	3	71	0
	mov.u64 	%rd5, __smem;
	cvt.u64.u32 	%rd6, %r3;
	mul.wide.u32 	%rd7, %r3, 4;
	add.u64 	%rd8, %rd5, %rd7;
	st.volatile.shared.f32 	[%rd8+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r10, 31;
	setp.gt.u32 	%p3, %r3, %r10;
	@%p3 bra 	$Lt_27_15618;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f5, [%rd8+8];
	add.f32 	%f6, %f5, %f1;
	st.volatile.shared.f32 	[%rd8+0], %f6;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f7, [%rd8+4];
	add.f32 	%f8, %f7, %f6;
	st.volatile.shared.f32 	[%rd8+0], %f8;
$Lt_27_15618:
	.loc	3	195	0
	mov.u32 	%r11, 0;
	setp.ne.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_27_16130;
	.loc	3	199	0
	ld.shared.f32 	%f9, [__smem+0];
	ld.param.u64 	%rd9, [__cudaparm_reduce_uchar_4_true_g_odata];
	cvt.u64.u32 	%rd10, %r1;
	mul.wide.u32 	%rd11, %r1, 4;
	add.u64 	%rd12, %rd9, %rd11;
	st.global.f32 	[%rd12+0], %f9;
$Lt_27_16130:
	.loc	3	513	0
	exit;
$LDWend_reduce_uchar_4_true:
	} // reduce_uchar_4_true

	.entry reduce_uchar_8_true (
		.param .u64 __cudaparm_reduce_uchar_8_true_g_idata,
		.param .u64 __cudaparm_reduce_uchar_8_true_g_odata,
		.param .u32 __cudaparm_reduce_uchar_8_true_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<13>;
	.reg .u64 %rd<14>;
	.reg .f32 %f<13>;
	.reg .pred %p<6>;
	.loc	3	515	0
$LDWbegin_reduce_uchar_8_true:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 16;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	mov.s32 	%r5, %r4;
	ld.param.u32 	%r6, [__cudaparm_reduce_uchar_8_true_n];
	setp.ge.u32 	%p1, %r4, %r6;
	@%p1 bra 	$Lt_28_16386;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r7, %rh1, 16;
	cvt.u64.u32 	%rd1, %r4;
	ld.param.u64 	%rd2, [__cudaparm_reduce_uchar_8_true_g_idata];
	add.u64 	%rd3, %rd1, %rd2;
	cvt.s64.u32 	%rd4, %r7;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_28_14850:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.u8 	%r8, [%rd3+0];
	cvt.rn.f32.u32 	%f2, %r8;
	add.f32 	%f3, %f2, %f1;
	.loc	3	191	0
	ld.global.u8 	%r9, [%rd3+8];
	cvt.rn.f32.u32 	%f4, %r9;
	add.f32 	%f1, %f4, %f3;
	add.u32 	%r5, %r7, %r5;
	add.u64 	%rd3, %rd4, %rd3;
	.loc	3	181	0
	ld.param.u32 	%r6, [__cudaparm_reduce_uchar_8_true_n];
	.loc	3	191	0
	setp.lt.u32 	%p2, %r5, %r6;
	@%p2 bra 	$Lt_28_14850;
	bra.uni 	$Lt_28_14338;
$Lt_28_16386:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_28_14338:
	.loc	3	71	0
	mov.u64 	%rd5, __smem;
	cvt.u64.u32 	%rd6, %r3;
	mul.wide.u32 	%rd7, %r3, 4;
	add.u64 	%rd8, %rd5, %rd7;
	st.volatile.shared.f32 	[%rd8+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r10, 31;
	setp.gt.u32 	%p3, %r3, %r10;
	@%p3 bra 	$Lt_28_15362;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f5, [%rd8+16];
	add.f32 	%f6, %f5, %f1;
	st.volatile.shared.f32 	[%rd8+0], %f6;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f7, [%rd8+8];
	add.f32 	%f8, %f7, %f6;
	st.volatile.shared.f32 	[%rd8+0], %f8;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f9, [%rd8+4];
	add.f32 	%f10, %f9, %f8;
	st.volatile.shared.f32 	[%rd8+0], %f10;
$Lt_28_15362:
	.loc	3	195	0
	mov.u32 	%r11, 0;
	setp.ne.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_28_15874;
	.loc	3	199	0
	ld.shared.f32 	%f11, [__smem+0];
	ld.param.u64 	%rd9, [__cudaparm_reduce_uchar_8_true_g_odata];
	cvt.u64.u32 	%rd10, %r1;
	mul.wide.u32 	%rd11, %r1, 4;
	add.u64 	%rd12, %rd9, %rd11;
	st.global.f32 	[%rd12+0], %f11;
$Lt_28_15874:
	.loc	3	518	0
	exit;
$LDWend_reduce_uchar_8_true:
	} // reduce_uchar_8_true

	.entry reduce_uchar_16_true (
		.param .u64 __cudaparm_reduce_uchar_16_true_g_idata,
		.param .u64 __cudaparm_reduce_uchar_16_true_g_odata,
		.param .u32 __cudaparm_reduce_uchar_16_true_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<13>;
	.reg .u64 %rd<14>;
	.reg .f32 %f<15>;
	.reg .pred %p<6>;
	.loc	3	520	0
$LDWbegin_reduce_uchar_16_true:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 32;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	mov.s32 	%r5, %r4;
	ld.param.u32 	%r6, [__cudaparm_reduce_uchar_16_true_n];
	setp.ge.u32 	%p1, %r4, %r6;
	@%p1 bra 	$Lt_29_16130;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r7, %rh1, 32;
	cvt.u64.u32 	%rd1, %r4;
	ld.param.u64 	%rd2, [__cudaparm_reduce_uchar_16_true_g_idata];
	add.u64 	%rd3, %rd1, %rd2;
	cvt.s64.u32 	%rd4, %r7;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_29_14594:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.u8 	%r8, [%rd3+0];
	cvt.rn.f32.u32 	%f2, %r8;
	add.f32 	%f3, %f2, %f1;
	.loc	3	191	0
	ld.global.u8 	%r9, [%rd3+16];
	cvt.rn.f32.u32 	%f4, %r9;
	add.f32 	%f1, %f4, %f3;
	add.u32 	%r5, %r7, %r5;
	add.u64 	%rd3, %rd4, %rd3;
	.loc	3	181	0
	ld.param.u32 	%r6, [__cudaparm_reduce_uchar_16_true_n];
	.loc	3	191	0
	setp.lt.u32 	%p2, %r5, %r6;
	@%p2 bra 	$Lt_29_14594;
	bra.uni 	$Lt_29_14082;
$Lt_29_16130:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_29_14082:
	.loc	3	71	0
	mov.u64 	%rd5, __smem;
	cvt.u64.u32 	%rd6, %r3;
	mul.wide.u32 	%rd7, %r3, 4;
	add.u64 	%rd8, %rd5, %rd7;
	st.volatile.shared.f32 	[%rd8+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r10, 31;
	setp.gt.u32 	%p3, %r3, %r10;
	@%p3 bra 	$Lt_29_15106;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f5, [%rd8+32];
	add.f32 	%f6, %f5, %f1;
	st.volatile.shared.f32 	[%rd8+0], %f6;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f7, [%rd8+16];
	add.f32 	%f8, %f7, %f6;
	st.volatile.shared.f32 	[%rd8+0], %f8;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f9, [%rd8+8];
	add.f32 	%f10, %f9, %f8;
	st.volatile.shared.f32 	[%rd8+0], %f10;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f11, [%rd8+4];
	add.f32 	%f12, %f11, %f10;
	st.volatile.shared.f32 	[%rd8+0], %f12;
$Lt_29_15106:
	.loc	3	195	0
	mov.u32 	%r11, 0;
	setp.ne.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_29_15618;
	.loc	3	199	0
	ld.shared.f32 	%f13, [__smem+0];
	ld.param.u64 	%rd9, [__cudaparm_reduce_uchar_16_true_g_odata];
	cvt.u64.u32 	%rd10, %r1;
	mul.wide.u32 	%rd11, %r1, 4;
	add.u64 	%rd12, %rd9, %rd11;
	st.global.f32 	[%rd12+0], %f13;
$Lt_29_15618:
	.loc	3	523	0
	exit;
$LDWend_reduce_uchar_16_true:
	} // reduce_uchar_16_true

	.entry reduce_uchar_32_true (
		.param .u64 __cudaparm_reduce_uchar_32_true_g_idata,
		.param .u64 __cudaparm_reduce_uchar_32_true_g_odata,
		.param .u32 __cudaparm_reduce_uchar_32_true_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<13>;
	.reg .u64 %rd<14>;
	.reg .f32 %f<17>;
	.reg .pred %p<6>;
	.loc	3	525	0
$LDWbegin_reduce_uchar_32_true:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 64;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	mov.s32 	%r5, %r4;
	ld.param.u32 	%r6, [__cudaparm_reduce_uchar_32_true_n];
	setp.ge.u32 	%p1, %r4, %r6;
	@%p1 bra 	$Lt_30_15874;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r7, %rh1, 64;
	cvt.u64.u32 	%rd1, %r4;
	ld.param.u64 	%rd2, [__cudaparm_reduce_uchar_32_true_g_idata];
	add.u64 	%rd3, %rd1, %rd2;
	cvt.s64.u32 	%rd4, %r7;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_30_14338:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.u8 	%r8, [%rd3+0];
	cvt.rn.f32.u32 	%f2, %r8;
	add.f32 	%f3, %f2, %f1;
	.loc	3	191	0
	ld.global.u8 	%r9, [%rd3+32];
	cvt.rn.f32.u32 	%f4, %r9;
	add.f32 	%f1, %f4, %f3;
	add.u32 	%r5, %r7, %r5;
	add.u64 	%rd3, %rd4, %rd3;
	.loc	3	181	0
	ld.param.u32 	%r6, [__cudaparm_reduce_uchar_32_true_n];
	.loc	3	191	0
	setp.lt.u32 	%p2, %r5, %r6;
	@%p2 bra 	$Lt_30_14338;
	bra.uni 	$Lt_30_13826;
$Lt_30_15874:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_30_13826:
	.loc	3	71	0
	mov.u64 	%rd5, __smem;
	cvt.u64.u32 	%rd6, %r3;
	mul.wide.u32 	%rd7, %r3, 4;
	add.u64 	%rd8, %rd5, %rd7;
	st.volatile.shared.f32 	[%rd8+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r10, 31;
	setp.gt.u32 	%p3, %r3, %r10;
	@%p3 bra 	$Lt_30_14850;
	.loc	3	84	0
	ld.volatile.shared.f32 	%f5, [%rd8+64];
	add.f32 	%f6, %f5, %f1;
	st.volatile.shared.f32 	[%rd8+0], %f6;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f7, [%rd8+32];
	add.f32 	%f8, %f7, %f6;
	st.volatile.shared.f32 	[%rd8+0], %f8;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f9, [%rd8+16];
	add.f32 	%f10, %f9, %f8;
	st.volatile.shared.f32 	[%rd8+0], %f10;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f11, [%rd8+8];
	add.f32 	%f12, %f11, %f10;
	st.volatile.shared.f32 	[%rd8+0], %f12;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f13, [%rd8+4];
	add.f32 	%f14, %f13, %f12;
	st.volatile.shared.f32 	[%rd8+0], %f14;
$Lt_30_14850:
	.loc	3	195	0
	mov.u32 	%r11, 0;
	setp.ne.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_30_15362;
	.loc	3	199	0
	ld.shared.f32 	%f15, [__smem+0];
	ld.param.u64 	%rd9, [__cudaparm_reduce_uchar_32_true_g_odata];
	cvt.u64.u32 	%rd10, %r1;
	mul.wide.u32 	%rd11, %r1, 4;
	add.u64 	%rd12, %rd9, %rd11;
	st.global.f32 	[%rd12+0], %f15;
$Lt_30_15362:
	.loc	3	528	0
	exit;
$LDWend_reduce_uchar_32_true:
	} // reduce_uchar_32_true

	.entry reduce_uchar_64_true (
		.param .u64 __cudaparm_reduce_uchar_64_true_g_idata,
		.param .u64 __cudaparm_reduce_uchar_64_true_g_odata,
		.param .u32 __cudaparm_reduce_uchar_64_true_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<13>;
	.reg .u64 %rd<14>;
	.reg .f32 %f<19>;
	.reg .pred %p<6>;
	.loc	3	530	0
$LDWbegin_reduce_uchar_64_true:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 128;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	mov.s32 	%r5, %r4;
	ld.param.u32 	%r6, [__cudaparm_reduce_uchar_64_true_n];
	setp.ge.u32 	%p1, %r4, %r6;
	@%p1 bra 	$Lt_31_15618;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r7, %rh1, 128;
	cvt.u64.u32 	%rd1, %r4;
	ld.param.u64 	%rd2, [__cudaparm_reduce_uchar_64_true_g_idata];
	add.u64 	%rd3, %rd1, %rd2;
	cvt.s64.u32 	%rd4, %r7;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_31_14082:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.u8 	%r8, [%rd3+0];
	cvt.rn.f32.u32 	%f2, %r8;
	add.f32 	%f3, %f2, %f1;
	.loc	3	191	0
	ld.global.u8 	%r9, [%rd3+64];
	cvt.rn.f32.u32 	%f4, %r9;
	add.f32 	%f1, %f4, %f3;
	add.u32 	%r5, %r7, %r5;
	add.u64 	%rd3, %rd4, %rd3;
	.loc	3	181	0
	ld.param.u32 	%r6, [__cudaparm_reduce_uchar_64_true_n];
	.loc	3	191	0
	setp.lt.u32 	%p2, %r5, %r6;
	@%p2 bra 	$Lt_31_14082;
	bra.uni 	$Lt_31_13570;
$Lt_31_15618:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_31_13570:
	.loc	3	71	0
	mov.u64 	%rd5, __smem;
	cvt.u64.u32 	%rd6, %r3;
	mul.wide.u32 	%rd7, %r3, 4;
	add.u64 	%rd8, %rd5, %rd7;
	st.volatile.shared.f32 	[%rd8+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r10, 31;
	setp.gt.u32 	%p3, %r3, %r10;
	@%p3 bra 	$Lt_31_14594;
	.loc	3	83	0
	ld.volatile.shared.f32 	%f5, [%rd8+128];
	add.f32 	%f6, %f5, %f1;
	st.volatile.shared.f32 	[%rd8+0], %f6;
	.loc	3	84	0
	ld.volatile.shared.f32 	%f7, [%rd8+64];
	add.f32 	%f8, %f7, %f6;
	st.volatile.shared.f32 	[%rd8+0], %f8;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f9, [%rd8+32];
	add.f32 	%f10, %f9, %f8;
	st.volatile.shared.f32 	[%rd8+0], %f10;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f11, [%rd8+16];
	add.f32 	%f12, %f11, %f10;
	st.volatile.shared.f32 	[%rd8+0], %f12;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f13, [%rd8+8];
	add.f32 	%f14, %f13, %f12;
	st.volatile.shared.f32 	[%rd8+0], %f14;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f15, [%rd8+4];
	add.f32 	%f16, %f15, %f14;
	st.volatile.shared.f32 	[%rd8+0], %f16;
$Lt_31_14594:
	.loc	3	195	0
	mov.u32 	%r11, 0;
	setp.ne.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_31_15106;
	.loc	3	199	0
	ld.shared.f32 	%f17, [__smem+0];
	ld.param.u64 	%rd9, [__cudaparm_reduce_uchar_64_true_g_odata];
	cvt.u64.u32 	%rd10, %r1;
	mul.wide.u32 	%rd11, %r1, 4;
	add.u64 	%rd12, %rd9, %rd11;
	st.global.f32 	[%rd12+0], %f17;
$Lt_31_15106:
	.loc	3	533	0
	exit;
$LDWend_reduce_uchar_64_true:
	} // reduce_uchar_64_true

	.entry reduce_uchar_128_true (
		.param .u64 __cudaparm_reduce_uchar_128_true_g_idata,
		.param .u64 __cudaparm_reduce_uchar_128_true_g_odata,
		.param .u32 __cudaparm_reduce_uchar_128_true_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<14>;
	.reg .u64 %rd<14>;
	.reg .f32 %f<21>;
	.reg .pred %p<7>;
	.loc	3	535	0
$LDWbegin_reduce_uchar_128_true:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 256;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	mov.s32 	%r5, %r4;
	ld.param.u32 	%r6, [__cudaparm_reduce_uchar_128_true_n];
	setp.ge.u32 	%p1, %r4, %r6;
	@%p1 bra 	$Lt_32_15874;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r7, %rh1, 256;
	cvt.u64.u32 	%rd1, %r4;
	ld.param.u64 	%rd2, [__cudaparm_reduce_uchar_128_true_g_idata];
	add.u64 	%rd3, %rd1, %rd2;
	cvt.s64.u32 	%rd4, %r7;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_32_13826:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.u8 	%r8, [%rd3+0];
	cvt.rn.f32.u32 	%f2, %r8;
	add.f32 	%f3, %f2, %f1;
	.loc	3	191	0
	ld.global.u8 	%r9, [%rd3+128];
	cvt.rn.f32.u32 	%f4, %r9;
	add.f32 	%f1, %f4, %f3;
	add.u32 	%r5, %r7, %r5;
	add.u64 	%rd3, %rd4, %rd3;
	.loc	3	181	0
	ld.param.u32 	%r6, [__cudaparm_reduce_uchar_128_true_n];
	.loc	3	191	0
	setp.lt.u32 	%p2, %r5, %r6;
	@%p2 bra 	$Lt_32_13826;
	bra.uni 	$Lt_32_13314;
$Lt_32_15874:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_32_13314:
	.loc	3	195	0
	mov.f32 	%f5, %f1;
	mov.f32 	%f6, %f5;
	.loc	3	71	0
	mov.u64 	%rd5, __smem;
	cvt.u64.u32 	%rd6, %r3;
	mul.wide.u32 	%rd7, %r3, 4;
	add.u64 	%rd8, %rd5, %rd7;
	st.volatile.shared.f32 	[%rd8+0], %f5;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r10, 63;
	setp.gt.u32 	%p3, %r3, %r10;
	@%p3 bra 	$Lt_32_14338;
	.loc	3	77	0
	ld.volatile.shared.f32 	%f7, [%rd8+256];
	add.f32 	%f6, %f7, %f5;
	st.volatile.shared.f32 	[%rd8+0], %f6;
$Lt_32_14338:
	bar.sync 	0;
	mov.u32 	%r11, 31;
	setp.gt.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_32_14850;
	.loc	3	83	0
	ld.volatile.shared.f32 	%f8, [%rd8+128];
	add.f32 	%f9, %f8, %f6;
	st.volatile.shared.f32 	[%rd8+0], %f9;
	.loc	3	84	0
	ld.volatile.shared.f32 	%f10, [%rd8+64];
	add.f32 	%f11, %f10, %f9;
	st.volatile.shared.f32 	[%rd8+0], %f11;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f12, [%rd8+32];
	add.f32 	%f13, %f12, %f11;
	st.volatile.shared.f32 	[%rd8+0], %f13;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f14, [%rd8+16];
	add.f32 	%f15, %f14, %f13;
	st.volatile.shared.f32 	[%rd8+0], %f15;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f16, [%rd8+8];
	add.f32 	%f17, %f16, %f15;
	st.volatile.shared.f32 	[%rd8+0], %f17;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f18, [%rd8+4];
	add.f32 	%f6, %f18, %f17;
	st.volatile.shared.f32 	[%rd8+0], %f6;
$Lt_32_14850:
	.loc	3	195	0
	mov.u32 	%r12, 0;
	setp.ne.u32 	%p5, %r3, %r12;
	@%p5 bra 	$Lt_32_15362;
	.loc	3	199	0
	ld.shared.f32 	%f19, [__smem+0];
	ld.param.u64 	%rd9, [__cudaparm_reduce_uchar_128_true_g_odata];
	cvt.u64.u32 	%rd10, %r1;
	mul.wide.u32 	%rd11, %r1, 4;
	add.u64 	%rd12, %rd9, %rd11;
	st.global.f32 	[%rd12+0], %f19;
$Lt_32_15362:
	.loc	3	538	0
	exit;
$LDWend_reduce_uchar_128_true:
	} // reduce_uchar_128_true

	.entry reduce_uchar_256_true (
		.param .u64 __cudaparm_reduce_uchar_256_true_g_idata,
		.param .u64 __cudaparm_reduce_uchar_256_true_g_odata,
		.param .u32 __cudaparm_reduce_uchar_256_true_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<14>;
	.reg .f32 %f<22>;
	.reg .pred %p<8>;
	.loc	3	540	0
$LDWbegin_reduce_uchar_256_true:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 512;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	mov.s32 	%r5, %r4;
	ld.param.u32 	%r6, [__cudaparm_reduce_uchar_256_true_n];
	setp.ge.u32 	%p1, %r4, %r6;
	@%p1 bra 	$Lt_33_16130;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r7, %rh1, 512;
	cvt.u64.u32 	%rd1, %r4;
	ld.param.u64 	%rd2, [__cudaparm_reduce_uchar_256_true_g_idata];
	add.u64 	%rd3, %rd1, %rd2;
	cvt.s64.u32 	%rd4, %r7;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_33_13570:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.u8 	%r8, [%rd3+0];
	cvt.rn.f32.u32 	%f2, %r8;
	add.f32 	%f3, %f2, %f1;
	.loc	3	191	0
	ld.global.u8 	%r9, [%rd3+256];
	cvt.rn.f32.u32 	%f4, %r9;
	add.f32 	%f1, %f4, %f3;
	add.u32 	%r5, %r7, %r5;
	add.u64 	%rd3, %rd4, %rd3;
	.loc	3	181	0
	ld.param.u32 	%r6, [__cudaparm_reduce_uchar_256_true_n];
	.loc	3	191	0
	setp.lt.u32 	%p2, %r5, %r6;
	@%p2 bra 	$Lt_33_13570;
	bra.uni 	$Lt_33_13058;
$Lt_33_16130:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_33_13058:
	.loc	3	195	0
	mov.f32 	%f5, %f1;
	mov.f32 	%f6, %f5;
	.loc	3	71	0
	mov.u64 	%rd5, __smem;
	cvt.u64.u32 	%rd6, %r3;
	mul.wide.u32 	%rd7, %r3, 4;
	add.u64 	%rd8, %rd5, %rd7;
	st.volatile.shared.f32 	[%rd8+0], %f5;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r10, 127;
	setp.gt.u32 	%p3, %r3, %r10;
	@%p3 bra 	$Lt_33_14082;
	.loc	3	76	0
	ld.volatile.shared.f32 	%f7, [%rd8+512];
	add.f32 	%f6, %f7, %f5;
	st.volatile.shared.f32 	[%rd8+0], %f6;
$Lt_33_14082:
	bar.sync 	0;
	mov.u32 	%r11, 63;
	setp.gt.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_33_14594;
	.loc	3	77	0
	ld.volatile.shared.f32 	%f8, [%rd8+256];
	add.f32 	%f6, %f8, %f6;
	st.volatile.shared.f32 	[%rd8+0], %f6;
$Lt_33_14594:
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p5, %r3, %r12;
	@%p5 bra 	$Lt_33_15106;
	.loc	3	83	0
	ld.volatile.shared.f32 	%f9, [%rd8+128];
	add.f32 	%f10, %f9, %f6;
	st.volatile.shared.f32 	[%rd8+0], %f10;
	.loc	3	84	0
	ld.volatile.shared.f32 	%f11, [%rd8+64];
	add.f32 	%f12, %f11, %f10;
	st.volatile.shared.f32 	[%rd8+0], %f12;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f13, [%rd8+32];
	add.f32 	%f14, %f13, %f12;
	st.volatile.shared.f32 	[%rd8+0], %f14;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f15, [%rd8+16];
	add.f32 	%f16, %f15, %f14;
	st.volatile.shared.f32 	[%rd8+0], %f16;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f17, [%rd8+8];
	add.f32 	%f18, %f17, %f16;
	st.volatile.shared.f32 	[%rd8+0], %f18;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f19, [%rd8+4];
	add.f32 	%f6, %f19, %f18;
	st.volatile.shared.f32 	[%rd8+0], %f6;
$Lt_33_15106:
	.loc	3	195	0
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p6, %r3, %r13;
	@%p6 bra 	$Lt_33_15618;
	.loc	3	199	0
	ld.shared.f32 	%f20, [__smem+0];
	ld.param.u64 	%rd9, [__cudaparm_reduce_uchar_256_true_g_odata];
	cvt.u64.u32 	%rd10, %r1;
	mul.wide.u32 	%rd11, %r1, 4;
	add.u64 	%rd12, %rd9, %rd11;
	st.global.f32 	[%rd12+0], %f20;
$Lt_33_15618:
	.loc	3	543	0
	exit;
$LDWend_reduce_uchar_256_true:
	} // reduce_uchar_256_true

	.entry reduce_uchar_512_true (
		.param .u64 __cudaparm_reduce_uchar_512_true_g_idata,
		.param .u64 __cudaparm_reduce_uchar_512_true_g_odata,
		.param .u32 __cudaparm_reduce_uchar_512_true_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<16>;
	.reg .u64 %rd<14>;
	.reg .f32 %f<23>;
	.reg .pred %p<9>;
	.loc	3	545	0
$LDWbegin_reduce_uchar_512_true:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 1024;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	mov.s32 	%r5, %r4;
	ld.param.u32 	%r6, [__cudaparm_reduce_uchar_512_true_n];
	setp.ge.u32 	%p1, %r4, %r6;
	@%p1 bra 	$Lt_34_16386;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r7, %rh1, 1024;
	cvt.u64.u32 	%rd1, %r4;
	ld.param.u64 	%rd2, [__cudaparm_reduce_uchar_512_true_g_idata];
	add.u64 	%rd3, %rd1, %rd2;
	cvt.s64.u32 	%rd4, %r7;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_34_13314:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.u8 	%r8, [%rd3+0];
	cvt.rn.f32.u32 	%f2, %r8;
	add.f32 	%f3, %f2, %f1;
	.loc	3	191	0
	ld.global.u8 	%r9, [%rd3+512];
	cvt.rn.f32.u32 	%f4, %r9;
	add.f32 	%f1, %f4, %f3;
	add.u32 	%r5, %r7, %r5;
	add.u64 	%rd3, %rd4, %rd3;
	.loc	3	181	0
	ld.param.u32 	%r6, [__cudaparm_reduce_uchar_512_true_n];
	.loc	3	191	0
	setp.lt.u32 	%p2, %r5, %r6;
	@%p2 bra 	$Lt_34_13314;
	bra.uni 	$Lt_34_12802;
$Lt_34_16386:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_34_12802:
	.loc	3	195	0
	mov.f32 	%f5, %f1;
	mov.f32 	%f6, %f5;
	.loc	3	71	0
	mov.u64 	%rd5, __smem;
	cvt.u64.u32 	%rd6, %r3;
	mul.wide.u32 	%rd7, %r3, 4;
	add.u64 	%rd8, %rd5, %rd7;
	st.volatile.shared.f32 	[%rd8+0], %f5;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r10, 255;
	setp.gt.u32 	%p3, %r3, %r10;
	@%p3 bra 	$Lt_34_13826;
	.loc	3	75	0
	ld.volatile.shared.f32 	%f7, [%rd8+1024];
	add.f32 	%f6, %f7, %f5;
	st.volatile.shared.f32 	[%rd8+0], %f6;
$Lt_34_13826:
	bar.sync 	0;
	mov.u32 	%r11, 127;
	setp.gt.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_34_14338;
	.loc	3	76	0
	ld.volatile.shared.f32 	%f8, [%rd8+512];
	add.f32 	%f6, %f8, %f6;
	st.volatile.shared.f32 	[%rd8+0], %f6;
$Lt_34_14338:
	bar.sync 	0;
	mov.u32 	%r12, 63;
	setp.gt.u32 	%p5, %r3, %r12;
	@%p5 bra 	$Lt_34_14850;
	.loc	3	77	0
	ld.volatile.shared.f32 	%f9, [%rd8+256];
	add.f32 	%f6, %f9, %f6;
	st.volatile.shared.f32 	[%rd8+0], %f6;
$Lt_34_14850:
	bar.sync 	0;
	mov.u32 	%r13, 31;
	setp.gt.u32 	%p6, %r3, %r13;
	@%p6 bra 	$Lt_34_15362;
	.loc	3	83	0
	ld.volatile.shared.f32 	%f10, [%rd8+128];
	add.f32 	%f11, %f10, %f6;
	st.volatile.shared.f32 	[%rd8+0], %f11;
	.loc	3	84	0
	ld.volatile.shared.f32 	%f12, [%rd8+64];
	add.f32 	%f13, %f12, %f11;
	st.volatile.shared.f32 	[%rd8+0], %f13;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f14, [%rd8+32];
	add.f32 	%f15, %f14, %f13;
	st.volatile.shared.f32 	[%rd8+0], %f15;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f16, [%rd8+16];
	add.f32 	%f17, %f16, %f15;
	st.volatile.shared.f32 	[%rd8+0], %f17;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f18, [%rd8+8];
	add.f32 	%f19, %f18, %f17;
	st.volatile.shared.f32 	[%rd8+0], %f19;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f20, [%rd8+4];
	add.f32 	%f6, %f20, %f19;
	st.volatile.shared.f32 	[%rd8+0], %f6;
$Lt_34_15362:
	.loc	3	195	0
	mov.u32 	%r14, 0;
	setp.ne.u32 	%p7, %r3, %r14;
	@%p7 bra 	$Lt_34_15874;
	.loc	3	199	0
	ld.shared.f32 	%f21, [__smem+0];
	ld.param.u64 	%rd9, [__cudaparm_reduce_uchar_512_true_g_odata];
	cvt.u64.u32 	%rd10, %r1;
	mul.wide.u32 	%rd11, %r1, 4;
	add.u64 	%rd12, %rd9, %rd11;
	st.global.f32 	[%rd12+0], %f21;
$Lt_34_15874:
	.loc	3	548	0
	exit;
$LDWend_reduce_uchar_512_true:
	} // reduce_uchar_512_true

	.entry reduce_uchar_1_false (
		.param .u64 __cudaparm_reduce_uchar_1_false_g_idata,
		.param .u64 __cudaparm_reduce_uchar_1_false_g_odata,
		.param .u32 __cudaparm_reduce_uchar_1_false_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<13>;
	.reg .u64 %rd<14>;
	.reg .f32 %f<6>;
	.reg .pred %p<6>;
	.loc	3	551	0
$LDWbegin_reduce_uchar_1_false:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 2;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_1_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_35_17154;
	add.u32 	%r6, %r4, 1;
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_1_false_n];
	add.u32 	%r7, %r5, 1;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 2;
	cvt.u64.u32 	%rd1, %r4;
	ld.param.u64 	%rd2, [__cudaparm_reduce_uchar_1_false_g_idata];
	add.u64 	%rd3, %rd1, %rd2;
	cvt.s64.u32 	%rd4, %r8;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_35_15618:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.u8 	%r9, [%rd3+0];
	cvt.rn.f32.u32 	%f2, %r9;
	add.f32 	%f1, %f2, %f1;
	.loc	3	181	0
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_1_false_n];
	.loc	3	188	0
	setp.ge.u32 	%p2, %r6, %r5;
	@%p2 bra 	$Lt_35_15874;
 //<loop> Part of loop body line 181, head labeled $Lt_35_15618
	.loc	3	191	0
	ld.global.u8 	%r10, [%rd3+1];
	cvt.rn.f32.u32 	%f3, %r10;
	add.f32 	%f1, %f3, %f1;
$Lt_35_15874:
 //<loop> Part of loop body line 181, head labeled $Lt_35_15618
	add.u32 	%r6, %r6, %r8;
	add.u64 	%rd3, %rd4, %rd3;
	setp.lt.u32 	%p3, %r6, %r7;
	@%p3 bra 	$Lt_35_15618;
	bra.uni 	$Lt_35_15106;
$Lt_35_17154:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_35_15106:
	.loc	3	71	0
	mov.u64 	%rd5, __smem;
	cvt.u64.u32 	%rd6, %r3;
	mul.wide.u32 	%rd7, %r3, 4;
	add.u64 	%rd8, %rd5, %rd7;
	st.volatile.shared.f32 	[%rd8+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	.loc	3	195	0
	mov.u32 	%r11, 0;
	setp.ne.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_35_16642;
	.loc	3	199	0
	ld.shared.f32 	%f4, [__smem+0];
	ld.param.u64 	%rd9, [__cudaparm_reduce_uchar_1_false_g_odata];
	cvt.u64.u32 	%rd10, %r1;
	mul.wide.u32 	%rd11, %r1, 4;
	add.u64 	%rd12, %rd9, %rd11;
	st.global.f32 	[%rd12+0], %f4;
$Lt_35_16642:
	.loc	3	554	0
	exit;
$LDWend_reduce_uchar_1_false:
	} // reduce_uchar_1_false

	.entry reduce_uchar_2_false (
		.param .u64 __cudaparm_reduce_uchar_2_false_g_idata,
		.param .u64 __cudaparm_reduce_uchar_2_false_g_odata,
		.param .u32 __cudaparm_reduce_uchar_2_false_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<14>;
	.reg .u64 %rd<14>;
	.reg .f32 %f<8>;
	.reg .pred %p<7>;
	.loc	3	556	0
$LDWbegin_reduce_uchar_2_false:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 4;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_2_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_36_17410;
	add.u32 	%r6, %r4, 2;
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_2_false_n];
	add.u32 	%r7, %r5, 2;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 4;
	cvt.u64.u32 	%rd1, %r4;
	ld.param.u64 	%rd2, [__cudaparm_reduce_uchar_2_false_g_idata];
	add.u64 	%rd3, %rd1, %rd2;
	cvt.s64.u32 	%rd4, %r8;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_36_15362:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.u8 	%r9, [%rd3+0];
	cvt.rn.f32.u32 	%f2, %r9;
	add.f32 	%f1, %f2, %f1;
	.loc	3	181	0
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_2_false_n];
	.loc	3	188	0
	setp.ge.u32 	%p2, %r6, %r5;
	@%p2 bra 	$Lt_36_15618;
 //<loop> Part of loop body line 181, head labeled $Lt_36_15362
	.loc	3	191	0
	ld.global.u8 	%r10, [%rd3+2];
	cvt.rn.f32.u32 	%f3, %r10;
	add.f32 	%f1, %f3, %f1;
$Lt_36_15618:
 //<loop> Part of loop body line 181, head labeled $Lt_36_15362
	add.u32 	%r6, %r6, %r8;
	add.u64 	%rd3, %rd4, %rd3;
	setp.lt.u32 	%p3, %r6, %r7;
	@%p3 bra 	$Lt_36_15362;
	bra.uni 	$Lt_36_14850;
$Lt_36_17410:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_36_14850:
	.loc	3	71	0
	mov.u64 	%rd5, __smem;
	cvt.u64.u32 	%rd6, %r3;
	mul.wide.u32 	%rd7, %r3, 4;
	add.u64 	%rd8, %rd5, %rd7;
	st.volatile.shared.f32 	[%rd8+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r11, 31;
	setp.gt.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_36_16386;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f4, [%rd8+4];
	add.f32 	%f5, %f4, %f1;
	st.volatile.shared.f32 	[%rd8+0], %f5;
$Lt_36_16386:
	.loc	3	195	0
	mov.u32 	%r12, 0;
	setp.ne.u32 	%p5, %r3, %r12;
	@%p5 bra 	$Lt_36_16898;
	.loc	3	199	0
	ld.shared.f32 	%f6, [__smem+0];
	ld.param.u64 	%rd9, [__cudaparm_reduce_uchar_2_false_g_odata];
	cvt.u64.u32 	%rd10, %r1;
	mul.wide.u32 	%rd11, %r1, 4;
	add.u64 	%rd12, %rd9, %rd11;
	st.global.f32 	[%rd12+0], %f6;
$Lt_36_16898:
	.loc	3	559	0
	exit;
$LDWend_reduce_uchar_2_false:
	} // reduce_uchar_2_false

	.entry reduce_uchar_4_false (
		.param .u64 __cudaparm_reduce_uchar_4_false_g_idata,
		.param .u64 __cudaparm_reduce_uchar_4_false_g_odata,
		.param .u32 __cudaparm_reduce_uchar_4_false_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<14>;
	.reg .u64 %rd<14>;
	.reg .f32 %f<10>;
	.reg .pred %p<7>;
	.loc	3	561	0
$LDWbegin_reduce_uchar_4_false:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 8;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_4_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_37_17154;
	add.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_4_false_n];
	add.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 8;
	cvt.u64.u32 	%rd1, %r4;
	ld.param.u64 	%rd2, [__cudaparm_reduce_uchar_4_false_g_idata];
	add.u64 	%rd3, %rd1, %rd2;
	cvt.s64.u32 	%rd4, %r8;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_37_15106:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.u8 	%r9, [%rd3+0];
	cvt.rn.f32.u32 	%f2, %r9;
	add.f32 	%f1, %f2, %f1;
	.loc	3	181	0
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_4_false_n];
	.loc	3	188	0
	setp.ge.u32 	%p2, %r6, %r5;
	@%p2 bra 	$Lt_37_15362;
 //<loop> Part of loop body line 181, head labeled $Lt_37_15106
	.loc	3	191	0
	ld.global.u8 	%r10, [%rd3+4];
	cvt.rn.f32.u32 	%f3, %r10;
	add.f32 	%f1, %f3, %f1;
$Lt_37_15362:
 //<loop> Part of loop body line 181, head labeled $Lt_37_15106
	add.u32 	%r6, %r6, %r8;
	add.u64 	%rd3, %rd4, %rd3;
	setp.lt.u32 	%p3, %r6, %r7;
	@%p3 bra 	$Lt_37_15106;
	bra.uni 	$Lt_37_14594;
$Lt_37_17154:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_37_14594:
	.loc	3	71	0
	mov.u64 	%rd5, __smem;
	cvt.u64.u32 	%rd6, %r3;
	mul.wide.u32 	%rd7, %r3, 4;
	add.u64 	%rd8, %rd5, %rd7;
	st.volatile.shared.f32 	[%rd8+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r11, 31;
	setp.gt.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_37_16130;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f4, [%rd8+8];
	add.f32 	%f5, %f4, %f1;
	st.volatile.shared.f32 	[%rd8+0], %f5;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f6, [%rd8+4];
	add.f32 	%f7, %f6, %f5;
	st.volatile.shared.f32 	[%rd8+0], %f7;
$Lt_37_16130:
	.loc	3	195	0
	mov.u32 	%r12, 0;
	setp.ne.u32 	%p5, %r3, %r12;
	@%p5 bra 	$Lt_37_16642;
	.loc	3	199	0
	ld.shared.f32 	%f8, [__smem+0];
	ld.param.u64 	%rd9, [__cudaparm_reduce_uchar_4_false_g_odata];
	cvt.u64.u32 	%rd10, %r1;
	mul.wide.u32 	%rd11, %r1, 4;
	add.u64 	%rd12, %rd9, %rd11;
	st.global.f32 	[%rd12+0], %f8;
$Lt_37_16642:
	.loc	3	564	0
	exit;
$LDWend_reduce_uchar_4_false:
	} // reduce_uchar_4_false

	.entry reduce_uchar_8_false (
		.param .u64 __cudaparm_reduce_uchar_8_false_g_idata,
		.param .u64 __cudaparm_reduce_uchar_8_false_g_odata,
		.param .u32 __cudaparm_reduce_uchar_8_false_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<14>;
	.reg .u64 %rd<14>;
	.reg .f32 %f<12>;
	.reg .pred %p<7>;
	.loc	3	566	0
$LDWbegin_reduce_uchar_8_false:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 16;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_8_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_38_16898;
	add.u32 	%r6, %r4, 8;
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_8_false_n];
	add.u32 	%r7, %r5, 8;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 16;
	cvt.u64.u32 	%rd1, %r4;
	ld.param.u64 	%rd2, [__cudaparm_reduce_uchar_8_false_g_idata];
	add.u64 	%rd3, %rd1, %rd2;
	cvt.s64.u32 	%rd4, %r8;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_38_14850:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.u8 	%r9, [%rd3+0];
	cvt.rn.f32.u32 	%f2, %r9;
	add.f32 	%f1, %f2, %f1;
	.loc	3	181	0
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_8_false_n];
	.loc	3	188	0
	setp.ge.u32 	%p2, %r6, %r5;
	@%p2 bra 	$Lt_38_15106;
 //<loop> Part of loop body line 181, head labeled $Lt_38_14850
	.loc	3	191	0
	ld.global.u8 	%r10, [%rd3+8];
	cvt.rn.f32.u32 	%f3, %r10;
	add.f32 	%f1, %f3, %f1;
$Lt_38_15106:
 //<loop> Part of loop body line 181, head labeled $Lt_38_14850
	add.u32 	%r6, %r6, %r8;
	add.u64 	%rd3, %rd4, %rd3;
	setp.lt.u32 	%p3, %r6, %r7;
	@%p3 bra 	$Lt_38_14850;
	bra.uni 	$Lt_38_14338;
$Lt_38_16898:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_38_14338:
	.loc	3	71	0
	mov.u64 	%rd5, __smem;
	cvt.u64.u32 	%rd6, %r3;
	mul.wide.u32 	%rd7, %r3, 4;
	add.u64 	%rd8, %rd5, %rd7;
	st.volatile.shared.f32 	[%rd8+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r11, 31;
	setp.gt.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_38_15874;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f4, [%rd8+16];
	add.f32 	%f5, %f4, %f1;
	st.volatile.shared.f32 	[%rd8+0], %f5;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f6, [%rd8+8];
	add.f32 	%f7, %f6, %f5;
	st.volatile.shared.f32 	[%rd8+0], %f7;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f8, [%rd8+4];
	add.f32 	%f9, %f8, %f7;
	st.volatile.shared.f32 	[%rd8+0], %f9;
$Lt_38_15874:
	.loc	3	195	0
	mov.u32 	%r12, 0;
	setp.ne.u32 	%p5, %r3, %r12;
	@%p5 bra 	$Lt_38_16386;
	.loc	3	199	0
	ld.shared.f32 	%f10, [__smem+0];
	ld.param.u64 	%rd9, [__cudaparm_reduce_uchar_8_false_g_odata];
	cvt.u64.u32 	%rd10, %r1;
	mul.wide.u32 	%rd11, %r1, 4;
	add.u64 	%rd12, %rd9, %rd11;
	st.global.f32 	[%rd12+0], %f10;
$Lt_38_16386:
	.loc	3	569	0
	exit;
$LDWend_reduce_uchar_8_false:
	} // reduce_uchar_8_false

	.entry reduce_uchar_16_false (
		.param .u64 __cudaparm_reduce_uchar_16_false_g_idata,
		.param .u64 __cudaparm_reduce_uchar_16_false_g_odata,
		.param .u32 __cudaparm_reduce_uchar_16_false_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<14>;
	.reg .u64 %rd<14>;
	.reg .f32 %f<14>;
	.reg .pred %p<7>;
	.loc	3	571	0
$LDWbegin_reduce_uchar_16_false:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 32;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_16_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_39_16642;
	add.u32 	%r6, %r4, 16;
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_16_false_n];
	add.u32 	%r7, %r5, 16;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 32;
	cvt.u64.u32 	%rd1, %r4;
	ld.param.u64 	%rd2, [__cudaparm_reduce_uchar_16_false_g_idata];
	add.u64 	%rd3, %rd1, %rd2;
	cvt.s64.u32 	%rd4, %r8;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_39_14594:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.u8 	%r9, [%rd3+0];
	cvt.rn.f32.u32 	%f2, %r9;
	add.f32 	%f1, %f2, %f1;
	.loc	3	181	0
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_16_false_n];
	.loc	3	188	0
	setp.ge.u32 	%p2, %r6, %r5;
	@%p2 bra 	$Lt_39_14850;
 //<loop> Part of loop body line 181, head labeled $Lt_39_14594
	.loc	3	191	0
	ld.global.u8 	%r10, [%rd3+16];
	cvt.rn.f32.u32 	%f3, %r10;
	add.f32 	%f1, %f3, %f1;
$Lt_39_14850:
 //<loop> Part of loop body line 181, head labeled $Lt_39_14594
	add.u32 	%r6, %r6, %r8;
	add.u64 	%rd3, %rd4, %rd3;
	setp.lt.u32 	%p3, %r6, %r7;
	@%p3 bra 	$Lt_39_14594;
	bra.uni 	$Lt_39_14082;
$Lt_39_16642:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_39_14082:
	.loc	3	71	0
	mov.u64 	%rd5, __smem;
	cvt.u64.u32 	%rd6, %r3;
	mul.wide.u32 	%rd7, %r3, 4;
	add.u64 	%rd8, %rd5, %rd7;
	st.volatile.shared.f32 	[%rd8+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r11, 31;
	setp.gt.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_39_15618;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f4, [%rd8+32];
	add.f32 	%f5, %f4, %f1;
	st.volatile.shared.f32 	[%rd8+0], %f5;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f6, [%rd8+16];
	add.f32 	%f7, %f6, %f5;
	st.volatile.shared.f32 	[%rd8+0], %f7;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f8, [%rd8+8];
	add.f32 	%f9, %f8, %f7;
	st.volatile.shared.f32 	[%rd8+0], %f9;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f10, [%rd8+4];
	add.f32 	%f11, %f10, %f9;
	st.volatile.shared.f32 	[%rd8+0], %f11;
$Lt_39_15618:
	.loc	3	195	0
	mov.u32 	%r12, 0;
	setp.ne.u32 	%p5, %r3, %r12;
	@%p5 bra 	$Lt_39_16130;
	.loc	3	199	0
	ld.shared.f32 	%f12, [__smem+0];
	ld.param.u64 	%rd9, [__cudaparm_reduce_uchar_16_false_g_odata];
	cvt.u64.u32 	%rd10, %r1;
	mul.wide.u32 	%rd11, %r1, 4;
	add.u64 	%rd12, %rd9, %rd11;
	st.global.f32 	[%rd12+0], %f12;
$Lt_39_16130:
	.loc	3	574	0
	exit;
$LDWend_reduce_uchar_16_false:
	} // reduce_uchar_16_false

	.entry reduce_uchar_32_false (
		.param .u64 __cudaparm_reduce_uchar_32_false_g_idata,
		.param .u64 __cudaparm_reduce_uchar_32_false_g_odata,
		.param .u32 __cudaparm_reduce_uchar_32_false_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<14>;
	.reg .u64 %rd<14>;
	.reg .f32 %f<16>;
	.reg .pred %p<7>;
	.loc	3	576	0
$LDWbegin_reduce_uchar_32_false:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 64;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_32_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_40_16386;
	add.u32 	%r6, %r4, 32;
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_32_false_n];
	add.u32 	%r7, %r5, 32;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 64;
	cvt.u64.u32 	%rd1, %r4;
	ld.param.u64 	%rd2, [__cudaparm_reduce_uchar_32_false_g_idata];
	add.u64 	%rd3, %rd1, %rd2;
	cvt.s64.u32 	%rd4, %r8;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_40_14338:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.u8 	%r9, [%rd3+0];
	cvt.rn.f32.u32 	%f2, %r9;
	add.f32 	%f1, %f2, %f1;
	.loc	3	181	0
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_32_false_n];
	.loc	3	188	0
	setp.ge.u32 	%p2, %r6, %r5;
	@%p2 bra 	$Lt_40_14594;
 //<loop> Part of loop body line 181, head labeled $Lt_40_14338
	.loc	3	191	0
	ld.global.u8 	%r10, [%rd3+32];
	cvt.rn.f32.u32 	%f3, %r10;
	add.f32 	%f1, %f3, %f1;
$Lt_40_14594:
 //<loop> Part of loop body line 181, head labeled $Lt_40_14338
	add.u32 	%r6, %r6, %r8;
	add.u64 	%rd3, %rd4, %rd3;
	setp.lt.u32 	%p3, %r6, %r7;
	@%p3 bra 	$Lt_40_14338;
	bra.uni 	$Lt_40_13826;
$Lt_40_16386:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_40_13826:
	.loc	3	71	0
	mov.u64 	%rd5, __smem;
	cvt.u64.u32 	%rd6, %r3;
	mul.wide.u32 	%rd7, %r3, 4;
	add.u64 	%rd8, %rd5, %rd7;
	st.volatile.shared.f32 	[%rd8+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r11, 31;
	setp.gt.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_40_15362;
	.loc	3	84	0
	ld.volatile.shared.f32 	%f4, [%rd8+64];
	add.f32 	%f5, %f4, %f1;
	st.volatile.shared.f32 	[%rd8+0], %f5;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f6, [%rd8+32];
	add.f32 	%f7, %f6, %f5;
	st.volatile.shared.f32 	[%rd8+0], %f7;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f8, [%rd8+16];
	add.f32 	%f9, %f8, %f7;
	st.volatile.shared.f32 	[%rd8+0], %f9;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f10, [%rd8+8];
	add.f32 	%f11, %f10, %f9;
	st.volatile.shared.f32 	[%rd8+0], %f11;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f12, [%rd8+4];
	add.f32 	%f13, %f12, %f11;
	st.volatile.shared.f32 	[%rd8+0], %f13;
$Lt_40_15362:
	.loc	3	195	0
	mov.u32 	%r12, 0;
	setp.ne.u32 	%p5, %r3, %r12;
	@%p5 bra 	$Lt_40_15874;
	.loc	3	199	0
	ld.shared.f32 	%f14, [__smem+0];
	ld.param.u64 	%rd9, [__cudaparm_reduce_uchar_32_false_g_odata];
	cvt.u64.u32 	%rd10, %r1;
	mul.wide.u32 	%rd11, %r1, 4;
	add.u64 	%rd12, %rd9, %rd11;
	st.global.f32 	[%rd12+0], %f14;
$Lt_40_15874:
	.loc	3	579	0
	exit;
$LDWend_reduce_uchar_32_false:
	} // reduce_uchar_32_false

	.entry reduce_uchar_64_false (
		.param .u64 __cudaparm_reduce_uchar_64_false_g_idata,
		.param .u64 __cudaparm_reduce_uchar_64_false_g_odata,
		.param .u32 __cudaparm_reduce_uchar_64_false_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<14>;
	.reg .u64 %rd<14>;
	.reg .f32 %f<18>;
	.reg .pred %p<7>;
	.loc	3	581	0
$LDWbegin_reduce_uchar_64_false:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 128;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_64_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_41_16130;
	add.u32 	%r6, %r4, 64;
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_64_false_n];
	add.u32 	%r7, %r5, 64;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 128;
	cvt.u64.u32 	%rd1, %r4;
	ld.param.u64 	%rd2, [__cudaparm_reduce_uchar_64_false_g_idata];
	add.u64 	%rd3, %rd1, %rd2;
	cvt.s64.u32 	%rd4, %r8;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_41_14082:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.u8 	%r9, [%rd3+0];
	cvt.rn.f32.u32 	%f2, %r9;
	add.f32 	%f1, %f2, %f1;
	.loc	3	181	0
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_64_false_n];
	.loc	3	188	0
	setp.ge.u32 	%p2, %r6, %r5;
	@%p2 bra 	$Lt_41_14338;
 //<loop> Part of loop body line 181, head labeled $Lt_41_14082
	.loc	3	191	0
	ld.global.u8 	%r10, [%rd3+64];
	cvt.rn.f32.u32 	%f3, %r10;
	add.f32 	%f1, %f3, %f1;
$Lt_41_14338:
 //<loop> Part of loop body line 181, head labeled $Lt_41_14082
	add.u32 	%r6, %r6, %r8;
	add.u64 	%rd3, %rd4, %rd3;
	setp.lt.u32 	%p3, %r6, %r7;
	@%p3 bra 	$Lt_41_14082;
	bra.uni 	$Lt_41_13570;
$Lt_41_16130:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_41_13570:
	.loc	3	71	0
	mov.u64 	%rd5, __smem;
	cvt.u64.u32 	%rd6, %r3;
	mul.wide.u32 	%rd7, %r3, 4;
	add.u64 	%rd8, %rd5, %rd7;
	st.volatile.shared.f32 	[%rd8+0], %f1;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r11, 31;
	setp.gt.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_41_15106;
	.loc	3	83	0
	ld.volatile.shared.f32 	%f4, [%rd8+128];
	add.f32 	%f5, %f4, %f1;
	st.volatile.shared.f32 	[%rd8+0], %f5;
	.loc	3	84	0
	ld.volatile.shared.f32 	%f6, [%rd8+64];
	add.f32 	%f7, %f6, %f5;
	st.volatile.shared.f32 	[%rd8+0], %f7;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f8, [%rd8+32];
	add.f32 	%f9, %f8, %f7;
	st.volatile.shared.f32 	[%rd8+0], %f9;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f10, [%rd8+16];
	add.f32 	%f11, %f10, %f9;
	st.volatile.shared.f32 	[%rd8+0], %f11;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f12, [%rd8+8];
	add.f32 	%f13, %f12, %f11;
	st.volatile.shared.f32 	[%rd8+0], %f13;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f14, [%rd8+4];
	add.f32 	%f15, %f14, %f13;
	st.volatile.shared.f32 	[%rd8+0], %f15;
$Lt_41_15106:
	.loc	3	195	0
	mov.u32 	%r12, 0;
	setp.ne.u32 	%p5, %r3, %r12;
	@%p5 bra 	$Lt_41_15618;
	.loc	3	199	0
	ld.shared.f32 	%f16, [__smem+0];
	ld.param.u64 	%rd9, [__cudaparm_reduce_uchar_64_false_g_odata];
	cvt.u64.u32 	%rd10, %r1;
	mul.wide.u32 	%rd11, %r1, 4;
	add.u64 	%rd12, %rd9, %rd11;
	st.global.f32 	[%rd12+0], %f16;
$Lt_41_15618:
	.loc	3	584	0
	exit;
$LDWend_reduce_uchar_64_false:
	} // reduce_uchar_64_false

	.entry reduce_uchar_128_false (
		.param .u64 __cudaparm_reduce_uchar_128_false_g_idata,
		.param .u64 __cudaparm_reduce_uchar_128_false_g_odata,
		.param .u32 __cudaparm_reduce_uchar_128_false_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<14>;
	.reg .f32 %f<20>;
	.reg .pred %p<8>;
	.loc	3	586	0
$LDWbegin_reduce_uchar_128_false:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 256;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_128_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_42_16386;
	add.u32 	%r6, %r4, 128;
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_128_false_n];
	add.u32 	%r7, %r5, 128;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 256;
	cvt.u64.u32 	%rd1, %r4;
	ld.param.u64 	%rd2, [__cudaparm_reduce_uchar_128_false_g_idata];
	add.u64 	%rd3, %rd1, %rd2;
	cvt.s64.u32 	%rd4, %r8;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_42_13826:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.u8 	%r9, [%rd3+0];
	cvt.rn.f32.u32 	%f2, %r9;
	add.f32 	%f1, %f2, %f1;
	.loc	3	181	0
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_128_false_n];
	.loc	3	188	0
	setp.ge.u32 	%p2, %r6, %r5;
	@%p2 bra 	$Lt_42_14082;
 //<loop> Part of loop body line 181, head labeled $Lt_42_13826
	.loc	3	191	0
	ld.global.u8 	%r10, [%rd3+128];
	cvt.rn.f32.u32 	%f3, %r10;
	add.f32 	%f1, %f3, %f1;
$Lt_42_14082:
 //<loop> Part of loop body line 181, head labeled $Lt_42_13826
	add.u32 	%r6, %r6, %r8;
	add.u64 	%rd3, %rd4, %rd3;
	setp.lt.u32 	%p3, %r6, %r7;
	@%p3 bra 	$Lt_42_13826;
	bra.uni 	$Lt_42_13314;
$Lt_42_16386:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_42_13314:
	.loc	3	195	0
	mov.f32 	%f4, %f1;
	mov.f32 	%f5, %f4;
	.loc	3	71	0
	mov.u64 	%rd5, __smem;
	cvt.u64.u32 	%rd6, %r3;
	mul.wide.u32 	%rd7, %r3, 4;
	add.u64 	%rd8, %rd5, %rd7;
	st.volatile.shared.f32 	[%rd8+0], %f4;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r11, 63;
	setp.gt.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_42_14850;
	.loc	3	77	0
	ld.volatile.shared.f32 	%f6, [%rd8+256];
	add.f32 	%f5, %f6, %f4;
	st.volatile.shared.f32 	[%rd8+0], %f5;
$Lt_42_14850:
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p5, %r3, %r12;
	@%p5 bra 	$Lt_42_15362;
	.loc	3	83	0
	ld.volatile.shared.f32 	%f7, [%rd8+128];
	add.f32 	%f8, %f7, %f5;
	st.volatile.shared.f32 	[%rd8+0], %f8;
	.loc	3	84	0
	ld.volatile.shared.f32 	%f9, [%rd8+64];
	add.f32 	%f10, %f9, %f8;
	st.volatile.shared.f32 	[%rd8+0], %f10;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f11, [%rd8+32];
	add.f32 	%f12, %f11, %f10;
	st.volatile.shared.f32 	[%rd8+0], %f12;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f13, [%rd8+16];
	add.f32 	%f14, %f13, %f12;
	st.volatile.shared.f32 	[%rd8+0], %f14;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f15, [%rd8+8];
	add.f32 	%f16, %f15, %f14;
	st.volatile.shared.f32 	[%rd8+0], %f16;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f17, [%rd8+4];
	add.f32 	%f5, %f17, %f16;
	st.volatile.shared.f32 	[%rd8+0], %f5;
$Lt_42_15362:
	.loc	3	195	0
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p6, %r3, %r13;
	@%p6 bra 	$Lt_42_15874;
	.loc	3	199	0
	ld.shared.f32 	%f18, [__smem+0];
	ld.param.u64 	%rd9, [__cudaparm_reduce_uchar_128_false_g_odata];
	cvt.u64.u32 	%rd10, %r1;
	mul.wide.u32 	%rd11, %r1, 4;
	add.u64 	%rd12, %rd9, %rd11;
	st.global.f32 	[%rd12+0], %f18;
$Lt_42_15874:
	.loc	3	589	0
	exit;
$LDWend_reduce_uchar_128_false:
	} // reduce_uchar_128_false

	.entry reduce_uchar_256_false (
		.param .u64 __cudaparm_reduce_uchar_256_false_g_idata,
		.param .u64 __cudaparm_reduce_uchar_256_false_g_odata,
		.param .u32 __cudaparm_reduce_uchar_256_false_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<16>;
	.reg .u64 %rd<14>;
	.reg .f32 %f<21>;
	.reg .pred %p<9>;
	.loc	3	591	0
$LDWbegin_reduce_uchar_256_false:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 512;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_256_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_43_16642;
	add.u32 	%r6, %r4, 256;
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_256_false_n];
	add.u32 	%r7, %r5, 256;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 512;
	cvt.u64.u32 	%rd1, %r4;
	ld.param.u64 	%rd2, [__cudaparm_reduce_uchar_256_false_g_idata];
	add.u64 	%rd3, %rd1, %rd2;
	cvt.s64.u32 	%rd4, %r8;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_43_13570:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.u8 	%r9, [%rd3+0];
	cvt.rn.f32.u32 	%f2, %r9;
	add.f32 	%f1, %f2, %f1;
	.loc	3	181	0
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_256_false_n];
	.loc	3	188	0
	setp.ge.u32 	%p2, %r6, %r5;
	@%p2 bra 	$Lt_43_13826;
 //<loop> Part of loop body line 181, head labeled $Lt_43_13570
	.loc	3	191	0
	ld.global.u8 	%r10, [%rd3+256];
	cvt.rn.f32.u32 	%f3, %r10;
	add.f32 	%f1, %f3, %f1;
$Lt_43_13826:
 //<loop> Part of loop body line 181, head labeled $Lt_43_13570
	add.u32 	%r6, %r6, %r8;
	add.u64 	%rd3, %rd4, %rd3;
	setp.lt.u32 	%p3, %r6, %r7;
	@%p3 bra 	$Lt_43_13570;
	bra.uni 	$Lt_43_13058;
$Lt_43_16642:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_43_13058:
	.loc	3	195	0
	mov.f32 	%f4, %f1;
	mov.f32 	%f5, %f4;
	.loc	3	71	0
	mov.u64 	%rd5, __smem;
	cvt.u64.u32 	%rd6, %r3;
	mul.wide.u32 	%rd7, %r3, 4;
	add.u64 	%rd8, %rd5, %rd7;
	st.volatile.shared.f32 	[%rd8+0], %f4;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r11, 127;
	setp.gt.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_43_14594;
	.loc	3	76	0
	ld.volatile.shared.f32 	%f6, [%rd8+512];
	add.f32 	%f5, %f6, %f4;
	st.volatile.shared.f32 	[%rd8+0], %f5;
$Lt_43_14594:
	bar.sync 	0;
	mov.u32 	%r12, 63;
	setp.gt.u32 	%p5, %r3, %r12;
	@%p5 bra 	$Lt_43_15106;
	.loc	3	77	0
	ld.volatile.shared.f32 	%f7, [%rd8+256];
	add.f32 	%f5, %f7, %f5;
	st.volatile.shared.f32 	[%rd8+0], %f5;
$Lt_43_15106:
	bar.sync 	0;
	mov.u32 	%r13, 31;
	setp.gt.u32 	%p6, %r3, %r13;
	@%p6 bra 	$Lt_43_15618;
	.loc	3	83	0
	ld.volatile.shared.f32 	%f8, [%rd8+128];
	add.f32 	%f9, %f8, %f5;
	st.volatile.shared.f32 	[%rd8+0], %f9;
	.loc	3	84	0
	ld.volatile.shared.f32 	%f10, [%rd8+64];
	add.f32 	%f11, %f10, %f9;
	st.volatile.shared.f32 	[%rd8+0], %f11;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f12, [%rd8+32];
	add.f32 	%f13, %f12, %f11;
	st.volatile.shared.f32 	[%rd8+0], %f13;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f14, [%rd8+16];
	add.f32 	%f15, %f14, %f13;
	st.volatile.shared.f32 	[%rd8+0], %f15;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f16, [%rd8+8];
	add.f32 	%f17, %f16, %f15;
	st.volatile.shared.f32 	[%rd8+0], %f17;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f18, [%rd8+4];
	add.f32 	%f5, %f18, %f17;
	st.volatile.shared.f32 	[%rd8+0], %f5;
$Lt_43_15618:
	.loc	3	195	0
	mov.u32 	%r14, 0;
	setp.ne.u32 	%p7, %r3, %r14;
	@%p7 bra 	$Lt_43_16130;
	.loc	3	199	0
	ld.shared.f32 	%f19, [__smem+0];
	ld.param.u64 	%rd9, [__cudaparm_reduce_uchar_256_false_g_odata];
	cvt.u64.u32 	%rd10, %r1;
	mul.wide.u32 	%rd11, %r1, 4;
	add.u64 	%rd12, %rd9, %rd11;
	st.global.f32 	[%rd12+0], %f19;
$Lt_43_16130:
	.loc	3	594	0
	exit;
$LDWend_reduce_uchar_256_false:
	} // reduce_uchar_256_false

	.entry reduce_uchar_512_false (
		.param .u64 __cudaparm_reduce_uchar_512_false_g_idata,
		.param .u64 __cudaparm_reduce_uchar_512_false_g_odata,
		.param .u32 __cudaparm_reduce_uchar_512_false_n)
	{
	.reg .u16 %rh<3>;
	.reg .u32 %r<17>;
	.reg .u64 %rd<14>;
	.reg .f32 %f<22>;
	.reg .pred %p<10>;
	.loc	3	596	0
$LDWbegin_reduce_uchar_512_false:
	.loc	3	181	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 1024;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_512_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_44_16898;
	add.u32 	%r6, %r4, 512;
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_512_false_n];
	add.u32 	%r7, %r5, 512;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 1024;
	cvt.u64.u32 	%rd1, %r4;
	ld.param.u64 	%rd2, [__cudaparm_reduce_uchar_512_false_g_idata];
	add.u64 	%rd3, %rd1, %rd2;
	cvt.s64.u32 	%rd4, %r8;
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_44_13314:
 //<loop> Loop body line 181, nesting depth: 1, estimated iterations: unknown
	.loc	3	188	0
	ld.global.u8 	%r9, [%rd3+0];
	cvt.rn.f32.u32 	%f2, %r9;
	add.f32 	%f1, %f2, %f1;
	.loc	3	181	0
	ld.param.u32 	%r5, [__cudaparm_reduce_uchar_512_false_n];
	.loc	3	188	0
	setp.ge.u32 	%p2, %r6, %r5;
	@%p2 bra 	$Lt_44_13570;
 //<loop> Part of loop body line 181, head labeled $Lt_44_13314
	.loc	3	191	0
	ld.global.u8 	%r10, [%rd3+512];
	cvt.rn.f32.u32 	%f3, %r10;
	add.f32 	%f1, %f3, %f1;
$Lt_44_13570:
 //<loop> Part of loop body line 181, head labeled $Lt_44_13314
	add.u32 	%r6, %r6, %r8;
	add.u64 	%rd3, %rd4, %rd3;
	setp.lt.u32 	%p3, %r6, %r7;
	@%p3 bra 	$Lt_44_13314;
	bra.uni 	$Lt_44_12802;
$Lt_44_16898:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_44_12802:
	.loc	3	195	0
	mov.f32 	%f4, %f1;
	mov.f32 	%f5, %f4;
	.loc	3	71	0
	mov.u64 	%rd5, __smem;
	cvt.u64.u32 	%rd6, %r3;
	mul.wide.u32 	%rd7, %r3, 4;
	add.u64 	%rd8, %rd5, %rd7;
	st.volatile.shared.f32 	[%rd8+0], %f4;
	.loc	3	72	0
	bar.sync 	0;
	mov.u32 	%r11, 255;
	setp.gt.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_44_14338;
	.loc	3	75	0
	ld.volatile.shared.f32 	%f6, [%rd8+1024];
	add.f32 	%f5, %f6, %f4;
	st.volatile.shared.f32 	[%rd8+0], %f5;
$Lt_44_14338:
	bar.sync 	0;
	mov.u32 	%r12, 127;
	setp.gt.u32 	%p5, %r3, %r12;
	@%p5 bra 	$Lt_44_14850;
	.loc	3	76	0
	ld.volatile.shared.f32 	%f7, [%rd8+512];
	add.f32 	%f5, %f7, %f5;
	st.volatile.shared.f32 	[%rd8+0], %f5;
$Lt_44_14850:
	bar.sync 	0;
	mov.u32 	%r13, 63;
	setp.gt.u32 	%p6, %r3, %r13;
	@%p6 bra 	$Lt_44_15362;
	.loc	3	77	0
	ld.volatile.shared.f32 	%f8, [%rd8+256];
	add.f32 	%f5, %f8, %f5;
	st.volatile.shared.f32 	[%rd8+0], %f5;
$Lt_44_15362:
	bar.sync 	0;
	mov.u32 	%r14, 31;
	setp.gt.u32 	%p7, %r3, %r14;
	@%p7 bra 	$Lt_44_15874;
	.loc	3	83	0
	ld.volatile.shared.f32 	%f9, [%rd8+128];
	add.f32 	%f10, %f9, %f5;
	st.volatile.shared.f32 	[%rd8+0], %f10;
	.loc	3	84	0
	ld.volatile.shared.f32 	%f11, [%rd8+64];
	add.f32 	%f12, %f11, %f10;
	st.volatile.shared.f32 	[%rd8+0], %f12;
	.loc	3	85	0
	ld.volatile.shared.f32 	%f13, [%rd8+32];
	add.f32 	%f14, %f13, %f12;
	st.volatile.shared.f32 	[%rd8+0], %f14;
	.loc	3	86	0
	ld.volatile.shared.f32 	%f15, [%rd8+16];
	add.f32 	%f16, %f15, %f14;
	st.volatile.shared.f32 	[%rd8+0], %f16;
	.loc	3	87	0
	ld.volatile.shared.f32 	%f17, [%rd8+8];
	add.f32 	%f18, %f17, %f16;
	st.volatile.shared.f32 	[%rd8+0], %f18;
	.loc	3	88	0
	ld.volatile.shared.f32 	%f19, [%rd8+4];
	add.f32 	%f5, %f19, %f18;
	st.volatile.shared.f32 	[%rd8+0], %f5;
$Lt_44_15874:
	.loc	3	195	0
	mov.u32 	%r15, 0;
	setp.ne.u32 	%p8, %r3, %r15;
	@%p8 bra 	$Lt_44_16386;
	.loc	3	199	0
	ld.shared.f32 	%f20, [__smem+0];
	ld.param.u64 	%rd9, [__cudaparm_reduce_uchar_512_false_g_odata];
	cvt.u64.u32 	%rd10, %r1;
	mul.wide.u32 	%rd11, %r1, 4;
	add.u64 	%rd12, %rd9, %rd11;
	st.global.f32 	[%rd12+0], %f20;
$Lt_44_16386:
	.loc	3	599	0
	exit;
$LDWend_reduce_uchar_512_false:
	} // reduce_uchar_512_false

	.entry packed_float_reduce_1_false_false (
		.param .u64 __cudaparm_packed_float_reduce_1_false_false_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_1_false_false_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_1_false_false_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<14>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<4>;
	.reg .pred %p<5>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	722	0
$LDWbegin_packed_float_reduce_1_false_false:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 2;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_1_false_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_45_18178;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_1_false_false_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 8;
	add.u32 	%r9, %r6, 4;
	add.u32 	%r10, %r7, 4;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_1_false_false_g_idata];
$Lt_45_17154:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r11, %r9;
	cvt.u64.u32 	%rd2, %r11;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_1_false_false_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r9, %r8, %r9;
	setp.lt.u32 	%p2, %r9, %r10;
	@%p2 bra 	$Lt_45_17154;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_45_16642;
$Lt_45_18178:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_45_16642:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r12, 0;
	setp.ne.u32 	%p3, %r3, %r12;
	@%p3 bra 	$Lt_45_17666;
	.loc	3	719	0
	ld.shared.f32 	%f2, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_1_false_false_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f2;
$Lt_45_17666:
	.loc	3	723	0
	exit;
$LDWend_packed_float_reduce_1_false_false:
	} // packed_float_reduce_1_false_false

	.entry packed_float_reduce_1_false_true (
		.param .u64 __cudaparm_packed_float_reduce_1_false_true_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_1_false_true_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_1_false_true_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<14>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<4>;
	.reg .pred %p<5>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	724	0
$LDWbegin_packed_float_reduce_1_false_true:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 2;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_1_false_true_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_46_18178;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_1_false_true_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 8;
	add.u32 	%r9, %r6, 4;
	add.u32 	%r10, %r7, 4;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_1_false_true_g_idata];
$Lt_46_17154:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r11, %r9;
	cvt.u64.u32 	%rd2, %r11;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_1_false_true_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r9, %r8, %r9;
	setp.lt.u32 	%p2, %r9, %r10;
	@%p2 bra 	$Lt_46_17154;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_46_16642;
$Lt_46_18178:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_46_16642:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r12, 0;
	setp.ne.u32 	%p3, %r3, %r12;
	@%p3 bra 	$Lt_46_17666;
	.loc	3	719	0
	ld.shared.f32 	%f2, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_1_false_true_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f2;
$Lt_46_17666:
	.loc	3	725	0
	exit;
$LDWend_packed_float_reduce_1_false_true:
	} // packed_float_reduce_1_false_true

	.entry packed_float_reduce_1_true_false (
		.param .u64 __cudaparm_packed_float_reduce_1_true_false_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_1_true_false_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_1_true_false_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<14>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<4>;
	.reg .pred %p<5>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	726	0
$LDWbegin_packed_float_reduce_1_true_false:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 2;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_1_true_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_47_18178;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_1_true_false_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 8;
	add.u32 	%r9, %r6, 4;
	add.u32 	%r10, %r7, 4;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_1_true_false_g_idata];
$Lt_47_17154:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r11, %r9;
	cvt.u64.u32 	%rd2, %r11;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_1_true_false_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r9, %r8, %r9;
	setp.lt.u32 	%p2, %r9, %r10;
	@%p2 bra 	$Lt_47_17154;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_47_16642;
$Lt_47_18178:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_47_16642:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r12, 0;
	setp.ne.u32 	%p3, %r3, %r12;
	@%p3 bra 	$Lt_47_17666;
	.loc	3	719	0
	ld.shared.f32 	%f2, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_1_true_false_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f2;
$Lt_47_17666:
	.loc	3	727	0
	exit;
$LDWend_packed_float_reduce_1_true_false:
	} // packed_float_reduce_1_true_false

	.entry packed_float_reduce_1_true_true (
		.param .u64 __cudaparm_packed_float_reduce_1_true_true_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_1_true_true_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_1_true_true_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<14>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<4>;
	.reg .pred %p<5>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	728	0
$LDWbegin_packed_float_reduce_1_true_true:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 2;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_1_true_true_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_48_18178;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_1_true_true_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 8;
	add.u32 	%r9, %r6, 4;
	add.u32 	%r10, %r7, 4;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_1_true_true_g_idata];
$Lt_48_17154:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r11, %r9;
	cvt.u64.u32 	%rd2, %r11;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_1_true_true_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r9, %r8, %r9;
	setp.lt.u32 	%p2, %r9, %r10;
	@%p2 bra 	$Lt_48_17154;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_48_16642;
$Lt_48_18178:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_48_16642:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r12, 0;
	setp.ne.u32 	%p3, %r3, %r12;
	@%p3 bra 	$Lt_48_17666;
	.loc	3	719	0
	ld.shared.f32 	%f2, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_1_true_true_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f2;
$Lt_48_17666:
	.loc	3	729	0
	exit;
$LDWend_packed_float_reduce_1_true_true:
	} // packed_float_reduce_1_true_true

	.entry packed_float_reduce_2_false_false (
		.param .u64 __cudaparm_packed_float_reduce_2_false_false_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_2_false_false_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_2_false_false_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<5>;
	.reg .pred %p<6>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	731	0
$LDWbegin_packed_float_reduce_2_false_false:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 4;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_2_false_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_49_18434;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_2_false_false_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 16;
	add.u32 	%r9, %r6, 8;
	add.u32 	%r10, %r7, 8;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_2_false_false_g_idata];
$Lt_49_16898:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r11, %r9;
	cvt.u64.u32 	%rd2, %r11;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_2_false_false_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r9, %r8, %r9;
	setp.lt.u32 	%p2, %r9, %r10;
	@%p2 bra 	$Lt_49_16898;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_49_16386;
$Lt_49_18434:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_49_16386:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p3, %r3, %r12;
	@%p3 bra 	$Lt_49_17410;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f2, [%rd7+4];
	add.f32 	%f1, %f2, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_49_17410:
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p4, %r3, %r13;
	@%p4 bra 	$Lt_49_17922;
	.loc	3	719	0
	ld.shared.f32 	%f3, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_2_false_false_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f3;
$Lt_49_17922:
	.loc	3	732	0
	exit;
$LDWend_packed_float_reduce_2_false_false:
	} // packed_float_reduce_2_false_false

	.entry packed_float_reduce_2_false_true (
		.param .u64 __cudaparm_packed_float_reduce_2_false_true_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_2_false_true_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_2_false_true_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<5>;
	.reg .pred %p<6>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	733	0
$LDWbegin_packed_float_reduce_2_false_true:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 4;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_2_false_true_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_50_18434;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_2_false_true_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 16;
	add.u32 	%r9, %r6, 8;
	add.u32 	%r10, %r7, 8;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_2_false_true_g_idata];
$Lt_50_16898:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r11, %r9;
	cvt.u64.u32 	%rd2, %r11;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_2_false_true_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r9, %r8, %r9;
	setp.lt.u32 	%p2, %r9, %r10;
	@%p2 bra 	$Lt_50_16898;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_50_16386;
$Lt_50_18434:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_50_16386:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p3, %r3, %r12;
	@%p3 bra 	$Lt_50_17410;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f2, [%rd7+4];
	add.f32 	%f1, %f2, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_50_17410:
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p4, %r3, %r13;
	@%p4 bra 	$Lt_50_17922;
	.loc	3	719	0
	ld.shared.f32 	%f3, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_2_false_true_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f3;
$Lt_50_17922:
	.loc	3	734	0
	exit;
$LDWend_packed_float_reduce_2_false_true:
	} // packed_float_reduce_2_false_true

	.entry packed_float_reduce_2_true_false (
		.param .u64 __cudaparm_packed_float_reduce_2_true_false_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_2_true_false_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_2_true_false_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<5>;
	.reg .pred %p<6>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	735	0
$LDWbegin_packed_float_reduce_2_true_false:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 4;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_2_true_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_51_18434;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_2_true_false_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 16;
	add.u32 	%r9, %r6, 8;
	add.u32 	%r10, %r7, 8;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_2_true_false_g_idata];
$Lt_51_16898:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r11, %r9;
	cvt.u64.u32 	%rd2, %r11;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_2_true_false_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r9, %r8, %r9;
	setp.lt.u32 	%p2, %r9, %r10;
	@%p2 bra 	$Lt_51_16898;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_51_16386;
$Lt_51_18434:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_51_16386:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p3, %r3, %r12;
	@%p3 bra 	$Lt_51_17410;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f2, [%rd7+4];
	add.f32 	%f1, %f2, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_51_17410:
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p4, %r3, %r13;
	@%p4 bra 	$Lt_51_17922;
	.loc	3	719	0
	ld.shared.f32 	%f3, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_2_true_false_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f3;
$Lt_51_17922:
	.loc	3	736	0
	exit;
$LDWend_packed_float_reduce_2_true_false:
	} // packed_float_reduce_2_true_false

	.entry packed_float_reduce_2_true_true (
		.param .u64 __cudaparm_packed_float_reduce_2_true_true_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_2_true_true_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_2_true_true_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<5>;
	.reg .pred %p<6>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	737	0
$LDWbegin_packed_float_reduce_2_true_true:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 4;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_2_true_true_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_52_18434;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_2_true_true_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 16;
	add.u32 	%r9, %r6, 8;
	add.u32 	%r10, %r7, 8;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_2_true_true_g_idata];
$Lt_52_16898:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r11, %r9;
	cvt.u64.u32 	%rd2, %r11;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_2_true_true_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r9, %r8, %r9;
	setp.lt.u32 	%p2, %r9, %r10;
	@%p2 bra 	$Lt_52_16898;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_52_16386;
$Lt_52_18434:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_52_16386:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p3, %r3, %r12;
	@%p3 bra 	$Lt_52_17410;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f2, [%rd7+4];
	add.f32 	%f1, %f2, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_52_17410:
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p4, %r3, %r13;
	@%p4 bra 	$Lt_52_17922;
	.loc	3	719	0
	ld.shared.f32 	%f3, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_2_true_true_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f3;
$Lt_52_17922:
	.loc	3	738	0
	exit;
$LDWend_packed_float_reduce_2_true_true:
	} // packed_float_reduce_2_true_true

	.entry packed_float_reduce_4_false_false (
		.param .u64 __cudaparm_packed_float_reduce_4_false_false_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_4_false_false_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_4_false_false_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<7>;
	.reg .pred %p<6>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	740	0
$LDWbegin_packed_float_reduce_4_false_false:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 8;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_4_false_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_53_18178;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_4_false_false_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 32;
	add.u32 	%r9, %r6, 16;
	add.u32 	%r10, %r7, 16;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_4_false_false_g_idata];
$Lt_53_16642:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r11, %r9;
	cvt.u64.u32 	%rd2, %r11;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_4_false_false_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r9, %r8, %r9;
	setp.lt.u32 	%p2, %r9, %r10;
	@%p2 bra 	$Lt_53_16642;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_53_16130;
$Lt_53_18178:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_53_16130:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p3, %r3, %r12;
	@%p3 bra 	$Lt_53_17154;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f2, [%rd7+8];
	add.f32 	%f3, %f2, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f3;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f4, [%rd7+4];
	add.f32 	%f1, %f4, %f3;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_53_17154:
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p4, %r3, %r13;
	@%p4 bra 	$Lt_53_17666;
	.loc	3	719	0
	ld.shared.f32 	%f5, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_4_false_false_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f5;
$Lt_53_17666:
	.loc	3	741	0
	exit;
$LDWend_packed_float_reduce_4_false_false:
	} // packed_float_reduce_4_false_false

	.entry packed_float_reduce_4_false_true (
		.param .u64 __cudaparm_packed_float_reduce_4_false_true_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_4_false_true_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_4_false_true_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<7>;
	.reg .pred %p<6>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	742	0
$LDWbegin_packed_float_reduce_4_false_true:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 8;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_4_false_true_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_54_18178;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_4_false_true_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 32;
	add.u32 	%r9, %r6, 16;
	add.u32 	%r10, %r7, 16;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_4_false_true_g_idata];
$Lt_54_16642:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r11, %r9;
	cvt.u64.u32 	%rd2, %r11;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_4_false_true_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r9, %r8, %r9;
	setp.lt.u32 	%p2, %r9, %r10;
	@%p2 bra 	$Lt_54_16642;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_54_16130;
$Lt_54_18178:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_54_16130:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p3, %r3, %r12;
	@%p3 bra 	$Lt_54_17154;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f2, [%rd7+8];
	add.f32 	%f3, %f2, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f3;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f4, [%rd7+4];
	add.f32 	%f1, %f4, %f3;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_54_17154:
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p4, %r3, %r13;
	@%p4 bra 	$Lt_54_17666;
	.loc	3	719	0
	ld.shared.f32 	%f5, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_4_false_true_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f5;
$Lt_54_17666:
	.loc	3	743	0
	exit;
$LDWend_packed_float_reduce_4_false_true:
	} // packed_float_reduce_4_false_true

	.entry packed_float_reduce_4_true_false (
		.param .u64 __cudaparm_packed_float_reduce_4_true_false_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_4_true_false_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_4_true_false_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<7>;
	.reg .pred %p<6>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	744	0
$LDWbegin_packed_float_reduce_4_true_false:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 8;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_4_true_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_55_18178;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_4_true_false_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 32;
	add.u32 	%r9, %r6, 16;
	add.u32 	%r10, %r7, 16;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_4_true_false_g_idata];
$Lt_55_16642:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r11, %r9;
	cvt.u64.u32 	%rd2, %r11;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_4_true_false_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r9, %r8, %r9;
	setp.lt.u32 	%p2, %r9, %r10;
	@%p2 bra 	$Lt_55_16642;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_55_16130;
$Lt_55_18178:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_55_16130:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p3, %r3, %r12;
	@%p3 bra 	$Lt_55_17154;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f2, [%rd7+8];
	add.f32 	%f3, %f2, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f3;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f4, [%rd7+4];
	add.f32 	%f1, %f4, %f3;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_55_17154:
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p4, %r3, %r13;
	@%p4 bra 	$Lt_55_17666;
	.loc	3	719	0
	ld.shared.f32 	%f5, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_4_true_false_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f5;
$Lt_55_17666:
	.loc	3	745	0
	exit;
$LDWend_packed_float_reduce_4_true_false:
	} // packed_float_reduce_4_true_false

	.entry packed_float_reduce_4_true_true (
		.param .u64 __cudaparm_packed_float_reduce_4_true_true_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_4_true_true_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_4_true_true_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<7>;
	.reg .pred %p<6>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	746	0
$LDWbegin_packed_float_reduce_4_true_true:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 8;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_4_true_true_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_56_18178;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_4_true_true_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 32;
	add.u32 	%r9, %r6, 16;
	add.u32 	%r10, %r7, 16;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_4_true_true_g_idata];
$Lt_56_16642:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r11, %r9;
	cvt.u64.u32 	%rd2, %r11;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_4_true_true_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r9, %r8, %r9;
	setp.lt.u32 	%p2, %r9, %r10;
	@%p2 bra 	$Lt_56_16642;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_56_16130;
$Lt_56_18178:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_56_16130:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p3, %r3, %r12;
	@%p3 bra 	$Lt_56_17154;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f2, [%rd7+8];
	add.f32 	%f3, %f2, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f3;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f4, [%rd7+4];
	add.f32 	%f1, %f4, %f3;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_56_17154:
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p4, %r3, %r13;
	@%p4 bra 	$Lt_56_17666;
	.loc	3	719	0
	ld.shared.f32 	%f5, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_4_true_true_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f5;
$Lt_56_17666:
	.loc	3	747	0
	exit;
$LDWend_packed_float_reduce_4_true_true:
	} // packed_float_reduce_4_true_true

	.entry packed_float_reduce_8_false_false (
		.param .u64 __cudaparm_packed_float_reduce_8_false_false_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_8_false_false_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_8_false_false_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<9>;
	.reg .pred %p<6>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	749	0
$LDWbegin_packed_float_reduce_8_false_false:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 16;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_8_false_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_57_17922;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_8_false_false_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 64;
	add.u32 	%r9, %r6, 32;
	add.u32 	%r10, %r7, 32;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_8_false_false_g_idata];
$Lt_57_16386:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r11, %r9;
	cvt.u64.u32 	%rd2, %r11;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_8_false_false_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r9, %r8, %r9;
	setp.lt.u32 	%p2, %r9, %r10;
	@%p2 bra 	$Lt_57_16386;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_57_15874;
$Lt_57_17922:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_57_15874:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p3, %r3, %r12;
	@%p3 bra 	$Lt_57_16898;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f2, [%rd7+16];
	add.f32 	%f3, %f2, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f3;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f4, [%rd7+8];
	add.f32 	%f5, %f4, %f3;
	st.volatile.shared.f32 	[%rd7+0], %f5;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f6, [%rd7+4];
	add.f32 	%f1, %f6, %f5;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_57_16898:
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p4, %r3, %r13;
	@%p4 bra 	$Lt_57_17410;
	.loc	3	719	0
	ld.shared.f32 	%f7, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_8_false_false_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f7;
$Lt_57_17410:
	.loc	3	750	0
	exit;
$LDWend_packed_float_reduce_8_false_false:
	} // packed_float_reduce_8_false_false

	.entry packed_float_reduce_8_false_true (
		.param .u64 __cudaparm_packed_float_reduce_8_false_true_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_8_false_true_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_8_false_true_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<9>;
	.reg .pred %p<6>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	751	0
$LDWbegin_packed_float_reduce_8_false_true:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 16;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_8_false_true_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_58_17922;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_8_false_true_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 64;
	add.u32 	%r9, %r6, 32;
	add.u32 	%r10, %r7, 32;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_8_false_true_g_idata];
$Lt_58_16386:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r11, %r9;
	cvt.u64.u32 	%rd2, %r11;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_8_false_true_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r9, %r8, %r9;
	setp.lt.u32 	%p2, %r9, %r10;
	@%p2 bra 	$Lt_58_16386;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_58_15874;
$Lt_58_17922:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_58_15874:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p3, %r3, %r12;
	@%p3 bra 	$Lt_58_16898;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f2, [%rd7+16];
	add.f32 	%f3, %f2, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f3;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f4, [%rd7+8];
	add.f32 	%f5, %f4, %f3;
	st.volatile.shared.f32 	[%rd7+0], %f5;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f6, [%rd7+4];
	add.f32 	%f1, %f6, %f5;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_58_16898:
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p4, %r3, %r13;
	@%p4 bra 	$Lt_58_17410;
	.loc	3	719	0
	ld.shared.f32 	%f7, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_8_false_true_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f7;
$Lt_58_17410:
	.loc	3	752	0
	exit;
$LDWend_packed_float_reduce_8_false_true:
	} // packed_float_reduce_8_false_true

	.entry packed_float_reduce_8_true_false (
		.param .u64 __cudaparm_packed_float_reduce_8_true_false_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_8_true_false_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_8_true_false_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<9>;
	.reg .pred %p<6>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	753	0
$LDWbegin_packed_float_reduce_8_true_false:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 16;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_8_true_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_59_17922;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_8_true_false_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 64;
	add.u32 	%r9, %r6, 32;
	add.u32 	%r10, %r7, 32;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_8_true_false_g_idata];
$Lt_59_16386:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r11, %r9;
	cvt.u64.u32 	%rd2, %r11;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_8_true_false_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r9, %r8, %r9;
	setp.lt.u32 	%p2, %r9, %r10;
	@%p2 bra 	$Lt_59_16386;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_59_15874;
$Lt_59_17922:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_59_15874:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p3, %r3, %r12;
	@%p3 bra 	$Lt_59_16898;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f2, [%rd7+16];
	add.f32 	%f3, %f2, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f3;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f4, [%rd7+8];
	add.f32 	%f5, %f4, %f3;
	st.volatile.shared.f32 	[%rd7+0], %f5;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f6, [%rd7+4];
	add.f32 	%f1, %f6, %f5;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_59_16898:
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p4, %r3, %r13;
	@%p4 bra 	$Lt_59_17410;
	.loc	3	719	0
	ld.shared.f32 	%f7, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_8_true_false_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f7;
$Lt_59_17410:
	.loc	3	754	0
	exit;
$LDWend_packed_float_reduce_8_true_false:
	} // packed_float_reduce_8_true_false

	.entry packed_float_reduce_8_true_true (
		.param .u64 __cudaparm_packed_float_reduce_8_true_true_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_8_true_true_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_8_true_true_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<9>;
	.reg .pred %p<6>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	755	0
$LDWbegin_packed_float_reduce_8_true_true:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 16;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_8_true_true_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_60_17922;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_8_true_true_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 64;
	add.u32 	%r9, %r6, 32;
	add.u32 	%r10, %r7, 32;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_8_true_true_g_idata];
$Lt_60_16386:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r11, %r9;
	cvt.u64.u32 	%rd2, %r11;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_8_true_true_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r9, %r8, %r9;
	setp.lt.u32 	%p2, %r9, %r10;
	@%p2 bra 	$Lt_60_16386;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_60_15874;
$Lt_60_17922:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_60_15874:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p3, %r3, %r12;
	@%p3 bra 	$Lt_60_16898;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f2, [%rd7+16];
	add.f32 	%f3, %f2, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f3;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f4, [%rd7+8];
	add.f32 	%f5, %f4, %f3;
	st.volatile.shared.f32 	[%rd7+0], %f5;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f6, [%rd7+4];
	add.f32 	%f1, %f6, %f5;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_60_16898:
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p4, %r3, %r13;
	@%p4 bra 	$Lt_60_17410;
	.loc	3	719	0
	ld.shared.f32 	%f7, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_8_true_true_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f7;
$Lt_60_17410:
	.loc	3	756	0
	exit;
$LDWend_packed_float_reduce_8_true_true:
	} // packed_float_reduce_8_true_true

	.entry packed_float_reduce_16_false_false (
		.param .u64 __cudaparm_packed_float_reduce_16_false_false_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_16_false_false_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_16_false_false_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<11>;
	.reg .pred %p<6>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	758	0
$LDWbegin_packed_float_reduce_16_false_false:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 32;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_16_false_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_61_17666;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_16_false_false_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 128;
	add.u32 	%r9, %r6, 64;
	add.u32 	%r10, %r7, 64;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_16_false_false_g_idata];
$Lt_61_16130:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r11, %r9;
	cvt.u64.u32 	%rd2, %r11;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_16_false_false_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r9, %r8, %r9;
	setp.lt.u32 	%p2, %r9, %r10;
	@%p2 bra 	$Lt_61_16130;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_61_15618;
$Lt_61_17666:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_61_15618:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p3, %r3, %r12;
	@%p3 bra 	$Lt_61_16642;
	.loc	3	711	0
	ld.volatile.shared.f32 	%f2, [%rd7+32];
	add.f32 	%f3, %f2, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f3;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f4, [%rd7+16];
	add.f32 	%f5, %f4, %f3;
	st.volatile.shared.f32 	[%rd7+0], %f5;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f6, [%rd7+8];
	add.f32 	%f7, %f6, %f5;
	st.volatile.shared.f32 	[%rd7+0], %f7;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f8, [%rd7+4];
	add.f32 	%f1, %f8, %f7;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_61_16642:
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p4, %r3, %r13;
	@%p4 bra 	$Lt_61_17154;
	.loc	3	719	0
	ld.shared.f32 	%f9, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_16_false_false_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f9;
$Lt_61_17154:
	.loc	3	759	0
	exit;
$LDWend_packed_float_reduce_16_false_false:
	} // packed_float_reduce_16_false_false

	.entry packed_float_reduce_16_false_true (
		.param .u64 __cudaparm_packed_float_reduce_16_false_true_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_16_false_true_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_16_false_true_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<11>;
	.reg .pred %p<6>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	760	0
$LDWbegin_packed_float_reduce_16_false_true:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 32;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_16_false_true_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_62_17666;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_16_false_true_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 128;
	add.u32 	%r9, %r6, 64;
	add.u32 	%r10, %r7, 64;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_16_false_true_g_idata];
$Lt_62_16130:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r11, %r9;
	cvt.u64.u32 	%rd2, %r11;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_16_false_true_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r9, %r8, %r9;
	setp.lt.u32 	%p2, %r9, %r10;
	@%p2 bra 	$Lt_62_16130;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_62_15618;
$Lt_62_17666:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_62_15618:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p3, %r3, %r12;
	@%p3 bra 	$Lt_62_16642;
	.loc	3	711	0
	ld.volatile.shared.f32 	%f2, [%rd7+32];
	add.f32 	%f3, %f2, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f3;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f4, [%rd7+16];
	add.f32 	%f5, %f4, %f3;
	st.volatile.shared.f32 	[%rd7+0], %f5;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f6, [%rd7+8];
	add.f32 	%f7, %f6, %f5;
	st.volatile.shared.f32 	[%rd7+0], %f7;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f8, [%rd7+4];
	add.f32 	%f1, %f8, %f7;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_62_16642:
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p4, %r3, %r13;
	@%p4 bra 	$Lt_62_17154;
	.loc	3	719	0
	ld.shared.f32 	%f9, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_16_false_true_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f9;
$Lt_62_17154:
	.loc	3	761	0
	exit;
$LDWend_packed_float_reduce_16_false_true:
	} // packed_float_reduce_16_false_true

	.entry packed_float_reduce_16_true_false (
		.param .u64 __cudaparm_packed_float_reduce_16_true_false_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_16_true_false_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_16_true_false_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<11>;
	.reg .pred %p<6>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	762	0
$LDWbegin_packed_float_reduce_16_true_false:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 32;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_16_true_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_63_17666;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_16_true_false_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 128;
	add.u32 	%r9, %r6, 64;
	add.u32 	%r10, %r7, 64;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_16_true_false_g_idata];
$Lt_63_16130:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r11, %r9;
	cvt.u64.u32 	%rd2, %r11;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_16_true_false_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r9, %r8, %r9;
	setp.lt.u32 	%p2, %r9, %r10;
	@%p2 bra 	$Lt_63_16130;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_63_15618;
$Lt_63_17666:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_63_15618:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p3, %r3, %r12;
	@%p3 bra 	$Lt_63_16642;
	.loc	3	711	0
	ld.volatile.shared.f32 	%f2, [%rd7+32];
	add.f32 	%f3, %f2, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f3;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f4, [%rd7+16];
	add.f32 	%f5, %f4, %f3;
	st.volatile.shared.f32 	[%rd7+0], %f5;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f6, [%rd7+8];
	add.f32 	%f7, %f6, %f5;
	st.volatile.shared.f32 	[%rd7+0], %f7;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f8, [%rd7+4];
	add.f32 	%f1, %f8, %f7;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_63_16642:
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p4, %r3, %r13;
	@%p4 bra 	$Lt_63_17154;
	.loc	3	719	0
	ld.shared.f32 	%f9, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_16_true_false_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f9;
$Lt_63_17154:
	.loc	3	763	0
	exit;
$LDWend_packed_float_reduce_16_true_false:
	} // packed_float_reduce_16_true_false

	.entry packed_float_reduce_16_true_true (
		.param .u64 __cudaparm_packed_float_reduce_16_true_true_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_16_true_true_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_16_true_true_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<11>;
	.reg .pred %p<6>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	764	0
$LDWbegin_packed_float_reduce_16_true_true:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 32;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_16_true_true_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_64_17666;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_16_true_true_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 128;
	add.u32 	%r9, %r6, 64;
	add.u32 	%r10, %r7, 64;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_16_true_true_g_idata];
$Lt_64_16130:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r11, %r9;
	cvt.u64.u32 	%rd2, %r11;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_16_true_true_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r9, %r8, %r9;
	setp.lt.u32 	%p2, %r9, %r10;
	@%p2 bra 	$Lt_64_16130;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_64_15618;
$Lt_64_17666:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_64_15618:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p3, %r3, %r12;
	@%p3 bra 	$Lt_64_16642;
	.loc	3	711	0
	ld.volatile.shared.f32 	%f2, [%rd7+32];
	add.f32 	%f3, %f2, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f3;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f4, [%rd7+16];
	add.f32 	%f5, %f4, %f3;
	st.volatile.shared.f32 	[%rd7+0], %f5;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f6, [%rd7+8];
	add.f32 	%f7, %f6, %f5;
	st.volatile.shared.f32 	[%rd7+0], %f7;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f8, [%rd7+4];
	add.f32 	%f1, %f8, %f7;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_64_16642:
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p4, %r3, %r13;
	@%p4 bra 	$Lt_64_17154;
	.loc	3	719	0
	ld.shared.f32 	%f9, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_16_true_true_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f9;
$Lt_64_17154:
	.loc	3	765	0
	exit;
$LDWend_packed_float_reduce_16_true_true:
	} // packed_float_reduce_16_true_true

	.entry packed_float_reduce_32_false_false (
		.param .u64 __cudaparm_packed_float_reduce_32_false_false_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_32_false_false_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_32_false_false_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<13>;
	.reg .pred %p<6>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	767	0
$LDWbegin_packed_float_reduce_32_false_false:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 64;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_32_false_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_65_17410;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_32_false_false_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 256;
	add.u32 	%r9, %r6, 128;
	add.u32 	%r10, %r7, 128;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_32_false_false_g_idata];
$Lt_65_15874:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r11, %r9;
	cvt.u64.u32 	%rd2, %r11;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_32_false_false_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r9, %r8, %r9;
	setp.lt.u32 	%p2, %r9, %r10;
	@%p2 bra 	$Lt_65_15874;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_65_15362;
$Lt_65_17410:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_65_15362:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p3, %r3, %r12;
	@%p3 bra 	$Lt_65_16386;
	.loc	3	710	0
	ld.volatile.shared.f32 	%f2, [%rd7+64];
	add.f32 	%f3, %f2, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f3;
	.loc	3	711	0
	ld.volatile.shared.f32 	%f4, [%rd7+32];
	add.f32 	%f5, %f4, %f3;
	st.volatile.shared.f32 	[%rd7+0], %f5;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f6, [%rd7+16];
	add.f32 	%f7, %f6, %f5;
	st.volatile.shared.f32 	[%rd7+0], %f7;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f8, [%rd7+8];
	add.f32 	%f9, %f8, %f7;
	st.volatile.shared.f32 	[%rd7+0], %f9;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f10, [%rd7+4];
	add.f32 	%f1, %f10, %f9;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_65_16386:
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p4, %r3, %r13;
	@%p4 bra 	$Lt_65_16898;
	.loc	3	719	0
	ld.shared.f32 	%f11, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_32_false_false_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f11;
$Lt_65_16898:
	.loc	3	768	0
	exit;
$LDWend_packed_float_reduce_32_false_false:
	} // packed_float_reduce_32_false_false

	.entry packed_float_reduce_32_false_true (
		.param .u64 __cudaparm_packed_float_reduce_32_false_true_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_32_false_true_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_32_false_true_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<13>;
	.reg .pred %p<6>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	769	0
$LDWbegin_packed_float_reduce_32_false_true:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 64;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_32_false_true_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_66_17410;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_32_false_true_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 256;
	add.u32 	%r9, %r6, 128;
	add.u32 	%r10, %r7, 128;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_32_false_true_g_idata];
$Lt_66_15874:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r11, %r9;
	cvt.u64.u32 	%rd2, %r11;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_32_false_true_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r9, %r8, %r9;
	setp.lt.u32 	%p2, %r9, %r10;
	@%p2 bra 	$Lt_66_15874;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_66_15362;
$Lt_66_17410:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_66_15362:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p3, %r3, %r12;
	@%p3 bra 	$Lt_66_16386;
	.loc	3	710	0
	ld.volatile.shared.f32 	%f2, [%rd7+64];
	add.f32 	%f3, %f2, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f3;
	.loc	3	711	0
	ld.volatile.shared.f32 	%f4, [%rd7+32];
	add.f32 	%f5, %f4, %f3;
	st.volatile.shared.f32 	[%rd7+0], %f5;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f6, [%rd7+16];
	add.f32 	%f7, %f6, %f5;
	st.volatile.shared.f32 	[%rd7+0], %f7;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f8, [%rd7+8];
	add.f32 	%f9, %f8, %f7;
	st.volatile.shared.f32 	[%rd7+0], %f9;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f10, [%rd7+4];
	add.f32 	%f1, %f10, %f9;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_66_16386:
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p4, %r3, %r13;
	@%p4 bra 	$Lt_66_16898;
	.loc	3	719	0
	ld.shared.f32 	%f11, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_32_false_true_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f11;
$Lt_66_16898:
	.loc	3	770	0
	exit;
$LDWend_packed_float_reduce_32_false_true:
	} // packed_float_reduce_32_false_true

	.entry packed_float_reduce_32_true_false (
		.param .u64 __cudaparm_packed_float_reduce_32_true_false_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_32_true_false_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_32_true_false_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<13>;
	.reg .pred %p<6>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	771	0
$LDWbegin_packed_float_reduce_32_true_false:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 64;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_32_true_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_67_17410;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_32_true_false_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 256;
	add.u32 	%r9, %r6, 128;
	add.u32 	%r10, %r7, 128;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_32_true_false_g_idata];
$Lt_67_15874:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r11, %r9;
	cvt.u64.u32 	%rd2, %r11;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_32_true_false_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r9, %r8, %r9;
	setp.lt.u32 	%p2, %r9, %r10;
	@%p2 bra 	$Lt_67_15874;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_67_15362;
$Lt_67_17410:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_67_15362:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p3, %r3, %r12;
	@%p3 bra 	$Lt_67_16386;
	.loc	3	710	0
	ld.volatile.shared.f32 	%f2, [%rd7+64];
	add.f32 	%f3, %f2, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f3;
	.loc	3	711	0
	ld.volatile.shared.f32 	%f4, [%rd7+32];
	add.f32 	%f5, %f4, %f3;
	st.volatile.shared.f32 	[%rd7+0], %f5;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f6, [%rd7+16];
	add.f32 	%f7, %f6, %f5;
	st.volatile.shared.f32 	[%rd7+0], %f7;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f8, [%rd7+8];
	add.f32 	%f9, %f8, %f7;
	st.volatile.shared.f32 	[%rd7+0], %f9;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f10, [%rd7+4];
	add.f32 	%f1, %f10, %f9;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_67_16386:
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p4, %r3, %r13;
	@%p4 bra 	$Lt_67_16898;
	.loc	3	719	0
	ld.shared.f32 	%f11, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_32_true_false_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f11;
$Lt_67_16898:
	.loc	3	772	0
	exit;
$LDWend_packed_float_reduce_32_true_false:
	} // packed_float_reduce_32_true_false

	.entry packed_float_reduce_32_true_true (
		.param .u64 __cudaparm_packed_float_reduce_32_true_true_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_32_true_true_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_32_true_true_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<13>;
	.reg .pred %p<6>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	773	0
$LDWbegin_packed_float_reduce_32_true_true:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 64;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_32_true_true_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_68_17410;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_32_true_true_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 256;
	add.u32 	%r9, %r6, 128;
	add.u32 	%r10, %r7, 128;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_32_true_true_g_idata];
$Lt_68_15874:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r11, %r9;
	cvt.u64.u32 	%rd2, %r11;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_32_true_true_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r9, %r8, %r9;
	setp.lt.u32 	%p2, %r9, %r10;
	@%p2 bra 	$Lt_68_15874;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_68_15362;
$Lt_68_17410:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_68_15362:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p3, %r3, %r12;
	@%p3 bra 	$Lt_68_16386;
	.loc	3	710	0
	ld.volatile.shared.f32 	%f2, [%rd7+64];
	add.f32 	%f3, %f2, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f3;
	.loc	3	711	0
	ld.volatile.shared.f32 	%f4, [%rd7+32];
	add.f32 	%f5, %f4, %f3;
	st.volatile.shared.f32 	[%rd7+0], %f5;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f6, [%rd7+16];
	add.f32 	%f7, %f6, %f5;
	st.volatile.shared.f32 	[%rd7+0], %f7;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f8, [%rd7+8];
	add.f32 	%f9, %f8, %f7;
	st.volatile.shared.f32 	[%rd7+0], %f9;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f10, [%rd7+4];
	add.f32 	%f1, %f10, %f9;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_68_16386:
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p4, %r3, %r13;
	@%p4 bra 	$Lt_68_16898;
	.loc	3	719	0
	ld.shared.f32 	%f11, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_32_true_true_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f11;
$Lt_68_16898:
	.loc	3	774	0
	exit;
$LDWend_packed_float_reduce_32_true_true:
	} // packed_float_reduce_32_true_true

	.entry packed_float_reduce_64_false_false (
		.param .u64 __cudaparm_packed_float_reduce_64_false_false_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_64_false_false_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_64_false_false_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<13>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<15>;
	.reg .pred %p<6>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	776	0
$LDWbegin_packed_float_reduce_64_false_false:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 128;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_64_false_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_69_17154;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_64_false_false_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 512;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_64_false_false_g_idata];
$Lt_69_15618:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r9, %r6;
	cvt.u64.u32 	%rd2, %r9;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_64_false_false_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r6, %r6, %r8;
	setp.lt.u32 	%p2, %r6, %r7;
	@%p2 bra 	$Lt_69_15618;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_69_15106;
$Lt_69_17154:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_69_15106:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r10, 31;
	setp.gt.u32 	%p3, %r3, %r10;
	@%p3 bra 	$Lt_69_16130;
	.loc	3	709	0
	ld.volatile.shared.f32 	%f2, [%rd7+128];
	add.f32 	%f3, %f2, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f3;
	.loc	3	710	0
	ld.volatile.shared.f32 	%f4, [%rd7+64];
	add.f32 	%f5, %f4, %f3;
	st.volatile.shared.f32 	[%rd7+0], %f5;
	.loc	3	711	0
	ld.volatile.shared.f32 	%f6, [%rd7+32];
	add.f32 	%f7, %f6, %f5;
	st.volatile.shared.f32 	[%rd7+0], %f7;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f8, [%rd7+16];
	add.f32 	%f9, %f8, %f7;
	st.volatile.shared.f32 	[%rd7+0], %f9;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f10, [%rd7+8];
	add.f32 	%f11, %f10, %f9;
	st.volatile.shared.f32 	[%rd7+0], %f11;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f12, [%rd7+4];
	add.f32 	%f1, %f12, %f11;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_69_16130:
	mov.u32 	%r11, 0;
	setp.ne.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_69_16642;
	.loc	3	719	0
	ld.shared.f32 	%f13, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_64_false_false_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f13;
$Lt_69_16642:
	.loc	3	777	0
	exit;
$LDWend_packed_float_reduce_64_false_false:
	} // packed_float_reduce_64_false_false

	.entry packed_float_reduce_64_false_true (
		.param .u64 __cudaparm_packed_float_reduce_64_false_true_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_64_false_true_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_64_false_true_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<13>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<15>;
	.reg .pred %p<6>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	778	0
$LDWbegin_packed_float_reduce_64_false_true:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 128;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_64_false_true_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_70_17154;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_64_false_true_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 512;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_64_false_true_g_idata];
$Lt_70_15618:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r9, %r6;
	cvt.u64.u32 	%rd2, %r9;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_64_false_true_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r6, %r6, %r8;
	setp.lt.u32 	%p2, %r6, %r7;
	@%p2 bra 	$Lt_70_15618;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_70_15106;
$Lt_70_17154:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_70_15106:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r10, 31;
	setp.gt.u32 	%p3, %r3, %r10;
	@%p3 bra 	$Lt_70_16130;
	.loc	3	709	0
	ld.volatile.shared.f32 	%f2, [%rd7+128];
	add.f32 	%f3, %f2, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f3;
	.loc	3	710	0
	ld.volatile.shared.f32 	%f4, [%rd7+64];
	add.f32 	%f5, %f4, %f3;
	st.volatile.shared.f32 	[%rd7+0], %f5;
	.loc	3	711	0
	ld.volatile.shared.f32 	%f6, [%rd7+32];
	add.f32 	%f7, %f6, %f5;
	st.volatile.shared.f32 	[%rd7+0], %f7;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f8, [%rd7+16];
	add.f32 	%f9, %f8, %f7;
	st.volatile.shared.f32 	[%rd7+0], %f9;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f10, [%rd7+8];
	add.f32 	%f11, %f10, %f9;
	st.volatile.shared.f32 	[%rd7+0], %f11;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f12, [%rd7+4];
	add.f32 	%f1, %f12, %f11;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_70_16130:
	mov.u32 	%r11, 0;
	setp.ne.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_70_16642;
	.loc	3	719	0
	ld.shared.f32 	%f13, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_64_false_true_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f13;
$Lt_70_16642:
	.loc	3	779	0
	exit;
$LDWend_packed_float_reduce_64_false_true:
	} // packed_float_reduce_64_false_true

	.entry packed_float_reduce_64_true_false (
		.param .u64 __cudaparm_packed_float_reduce_64_true_false_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_64_true_false_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_64_true_false_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<13>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<15>;
	.reg .pred %p<6>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	780	0
$LDWbegin_packed_float_reduce_64_true_false:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 128;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_64_true_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_71_17154;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_64_true_false_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 512;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_64_true_false_g_idata];
$Lt_71_15618:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r9, %r6;
	cvt.u64.u32 	%rd2, %r9;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_64_true_false_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r6, %r6, %r8;
	setp.lt.u32 	%p2, %r6, %r7;
	@%p2 bra 	$Lt_71_15618;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_71_15106;
$Lt_71_17154:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_71_15106:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r10, 31;
	setp.gt.u32 	%p3, %r3, %r10;
	@%p3 bra 	$Lt_71_16130;
	.loc	3	709	0
	ld.volatile.shared.f32 	%f2, [%rd7+128];
	add.f32 	%f3, %f2, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f3;
	.loc	3	710	0
	ld.volatile.shared.f32 	%f4, [%rd7+64];
	add.f32 	%f5, %f4, %f3;
	st.volatile.shared.f32 	[%rd7+0], %f5;
	.loc	3	711	0
	ld.volatile.shared.f32 	%f6, [%rd7+32];
	add.f32 	%f7, %f6, %f5;
	st.volatile.shared.f32 	[%rd7+0], %f7;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f8, [%rd7+16];
	add.f32 	%f9, %f8, %f7;
	st.volatile.shared.f32 	[%rd7+0], %f9;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f10, [%rd7+8];
	add.f32 	%f11, %f10, %f9;
	st.volatile.shared.f32 	[%rd7+0], %f11;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f12, [%rd7+4];
	add.f32 	%f1, %f12, %f11;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_71_16130:
	mov.u32 	%r11, 0;
	setp.ne.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_71_16642;
	.loc	3	719	0
	ld.shared.f32 	%f13, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_64_true_false_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f13;
$Lt_71_16642:
	.loc	3	781	0
	exit;
$LDWend_packed_float_reduce_64_true_false:
	} // packed_float_reduce_64_true_false

	.entry packed_float_reduce_64_true_true (
		.param .u64 __cudaparm_packed_float_reduce_64_true_true_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_64_true_true_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_64_true_true_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<13>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<15>;
	.reg .pred %p<6>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	782	0
$LDWbegin_packed_float_reduce_64_true_true:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul24.lo.u32 	%r2, %r1, 128;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_64_true_true_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_72_17154;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_64_true_true_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 512;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_64_true_true_g_idata];
$Lt_72_15618:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r9, %r6;
	cvt.u64.u32 	%rd2, %r9;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_64_true_true_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r6, %r6, %r8;
	setp.lt.u32 	%p2, %r6, %r7;
	@%p2 bra 	$Lt_72_15618;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_72_15106;
$Lt_72_17154:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_72_15106:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r10, 31;
	setp.gt.u32 	%p3, %r3, %r10;
	@%p3 bra 	$Lt_72_16130;
	.loc	3	709	0
	ld.volatile.shared.f32 	%f2, [%rd7+128];
	add.f32 	%f3, %f2, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f3;
	.loc	3	710	0
	ld.volatile.shared.f32 	%f4, [%rd7+64];
	add.f32 	%f5, %f4, %f3;
	st.volatile.shared.f32 	[%rd7+0], %f5;
	.loc	3	711	0
	ld.volatile.shared.f32 	%f6, [%rd7+32];
	add.f32 	%f7, %f6, %f5;
	st.volatile.shared.f32 	[%rd7+0], %f7;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f8, [%rd7+16];
	add.f32 	%f9, %f8, %f7;
	st.volatile.shared.f32 	[%rd7+0], %f9;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f10, [%rd7+8];
	add.f32 	%f11, %f10, %f9;
	st.volatile.shared.f32 	[%rd7+0], %f11;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f12, [%rd7+4];
	add.f32 	%f1, %f12, %f11;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_72_16130:
	mov.u32 	%r11, 0;
	setp.ne.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_72_16642;
	.loc	3	719	0
	ld.shared.f32 	%f13, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_64_true_true_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f13;
$Lt_72_16642:
	.loc	3	783	0
	exit;
$LDWend_packed_float_reduce_64_true_true:
	} // packed_float_reduce_64_true_true

	.entry packed_float_reduce_128_false_false (
		.param .u64 __cudaparm_packed_float_reduce_128_false_false_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_128_false_false_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_128_false_false_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<14>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<16>;
	.reg .pred %p<7>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	785	0
$LDWbegin_packed_float_reduce_128_false_false:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 256;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_128_false_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_73_17410;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_128_false_false_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 1024;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_128_false_false_g_idata];
$Lt_73_15362:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r9, %r6;
	cvt.u64.u32 	%rd2, %r9;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_128_false_false_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r6, %r6, %r8;
	setp.lt.u32 	%p2, %r6, %r7;
	@%p2 bra 	$Lt_73_15362;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_73_14850;
$Lt_73_17410:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_73_14850:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r10, 63;
	setp.gt.u32 	%p3, %r3, %r10;
	@%p3 bra 	$Lt_73_15874;
	.loc	3	699	0
	ld.shared.f32 	%f2, [%rd7+256];
	add.f32 	%f1, %f2, %f1;
	st.shared.f32 	[%rd7+0], %f1;
$Lt_73_15874:
	bar.sync 	0;
	mov.u32 	%r11, 31;
	setp.gt.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_73_16386;
	.loc	3	709	0
	ld.volatile.shared.f32 	%f3, [%rd7+128];
	add.f32 	%f4, %f3, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f4;
	.loc	3	710	0
	ld.volatile.shared.f32 	%f5, [%rd7+64];
	add.f32 	%f6, %f5, %f4;
	st.volatile.shared.f32 	[%rd7+0], %f6;
	.loc	3	711	0
	ld.volatile.shared.f32 	%f7, [%rd7+32];
	add.f32 	%f8, %f7, %f6;
	st.volatile.shared.f32 	[%rd7+0], %f8;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f9, [%rd7+16];
	add.f32 	%f10, %f9, %f8;
	st.volatile.shared.f32 	[%rd7+0], %f10;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f11, [%rd7+8];
	add.f32 	%f12, %f11, %f10;
	st.volatile.shared.f32 	[%rd7+0], %f12;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f13, [%rd7+4];
	add.f32 	%f1, %f13, %f12;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_73_16386:
	mov.u32 	%r12, 0;
	setp.ne.u32 	%p5, %r3, %r12;
	@%p5 bra 	$Lt_73_16898;
	.loc	3	719	0
	ld.shared.f32 	%f14, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_128_false_false_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f14;
$Lt_73_16898:
	.loc	3	786	0
	exit;
$LDWend_packed_float_reduce_128_false_false:
	} // packed_float_reduce_128_false_false

	.entry packed_float_reduce_128_false_true (
		.param .u64 __cudaparm_packed_float_reduce_128_false_true_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_128_false_true_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_128_false_true_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<14>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<16>;
	.reg .pred %p<7>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	787	0
$LDWbegin_packed_float_reduce_128_false_true:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 256;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_128_false_true_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_74_17410;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_128_false_true_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 1024;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_128_false_true_g_idata];
$Lt_74_15362:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r9, %r6;
	cvt.u64.u32 	%rd2, %r9;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_128_false_true_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r6, %r6, %r8;
	setp.lt.u32 	%p2, %r6, %r7;
	@%p2 bra 	$Lt_74_15362;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_74_14850;
$Lt_74_17410:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_74_14850:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r10, 63;
	setp.gt.u32 	%p3, %r3, %r10;
	@%p3 bra 	$Lt_74_15874;
	.loc	3	699	0
	ld.shared.f32 	%f2, [%rd7+256];
	add.f32 	%f1, %f2, %f1;
	st.shared.f32 	[%rd7+0], %f1;
$Lt_74_15874:
	bar.sync 	0;
	mov.u32 	%r11, 31;
	setp.gt.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_74_16386;
	.loc	3	709	0
	ld.volatile.shared.f32 	%f3, [%rd7+128];
	add.f32 	%f4, %f3, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f4;
	.loc	3	710	0
	ld.volatile.shared.f32 	%f5, [%rd7+64];
	add.f32 	%f6, %f5, %f4;
	st.volatile.shared.f32 	[%rd7+0], %f6;
	.loc	3	711	0
	ld.volatile.shared.f32 	%f7, [%rd7+32];
	add.f32 	%f8, %f7, %f6;
	st.volatile.shared.f32 	[%rd7+0], %f8;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f9, [%rd7+16];
	add.f32 	%f10, %f9, %f8;
	st.volatile.shared.f32 	[%rd7+0], %f10;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f11, [%rd7+8];
	add.f32 	%f12, %f11, %f10;
	st.volatile.shared.f32 	[%rd7+0], %f12;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f13, [%rd7+4];
	add.f32 	%f1, %f13, %f12;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_74_16386:
	mov.u32 	%r12, 0;
	setp.ne.u32 	%p5, %r3, %r12;
	@%p5 bra 	$Lt_74_16898;
	.loc	3	719	0
	ld.shared.f32 	%f14, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_128_false_true_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f14;
$Lt_74_16898:
	.loc	3	788	0
	exit;
$LDWend_packed_float_reduce_128_false_true:
	} // packed_float_reduce_128_false_true

	.entry packed_float_reduce_128_true_false (
		.param .u64 __cudaparm_packed_float_reduce_128_true_false_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_128_true_false_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_128_true_false_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<14>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<16>;
	.reg .pred %p<7>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	789	0
$LDWbegin_packed_float_reduce_128_true_false:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 256;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_128_true_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_75_17410;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_128_true_false_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 1024;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_128_true_false_g_idata];
$Lt_75_15362:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r9, %r6;
	cvt.u64.u32 	%rd2, %r9;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_128_true_false_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r6, %r6, %r8;
	setp.lt.u32 	%p2, %r6, %r7;
	@%p2 bra 	$Lt_75_15362;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_75_14850;
$Lt_75_17410:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_75_14850:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r10, 63;
	setp.gt.u32 	%p3, %r3, %r10;
	@%p3 bra 	$Lt_75_15874;
	.loc	3	699	0
	ld.shared.f32 	%f2, [%rd7+256];
	add.f32 	%f1, %f2, %f1;
	st.shared.f32 	[%rd7+0], %f1;
$Lt_75_15874:
	bar.sync 	0;
	mov.u32 	%r11, 31;
	setp.gt.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_75_16386;
	.loc	3	709	0
	ld.volatile.shared.f32 	%f3, [%rd7+128];
	add.f32 	%f4, %f3, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f4;
	.loc	3	710	0
	ld.volatile.shared.f32 	%f5, [%rd7+64];
	add.f32 	%f6, %f5, %f4;
	st.volatile.shared.f32 	[%rd7+0], %f6;
	.loc	3	711	0
	ld.volatile.shared.f32 	%f7, [%rd7+32];
	add.f32 	%f8, %f7, %f6;
	st.volatile.shared.f32 	[%rd7+0], %f8;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f9, [%rd7+16];
	add.f32 	%f10, %f9, %f8;
	st.volatile.shared.f32 	[%rd7+0], %f10;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f11, [%rd7+8];
	add.f32 	%f12, %f11, %f10;
	st.volatile.shared.f32 	[%rd7+0], %f12;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f13, [%rd7+4];
	add.f32 	%f1, %f13, %f12;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_75_16386:
	mov.u32 	%r12, 0;
	setp.ne.u32 	%p5, %r3, %r12;
	@%p5 bra 	$Lt_75_16898;
	.loc	3	719	0
	ld.shared.f32 	%f14, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_128_true_false_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f14;
$Lt_75_16898:
	.loc	3	790	0
	exit;
$LDWend_packed_float_reduce_128_true_false:
	} // packed_float_reduce_128_true_false

	.entry packed_float_reduce_128_true_true (
		.param .u64 __cudaparm_packed_float_reduce_128_true_true_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_128_true_true_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_128_true_true_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<14>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<16>;
	.reg .pred %p<7>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	791	0
$LDWbegin_packed_float_reduce_128_true_true:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 256;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_128_true_true_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_76_17410;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_128_true_true_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 1024;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_128_true_true_g_idata];
$Lt_76_15362:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r9, %r6;
	cvt.u64.u32 	%rd2, %r9;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_128_true_true_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r6, %r6, %r8;
	setp.lt.u32 	%p2, %r6, %r7;
	@%p2 bra 	$Lt_76_15362;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_76_14850;
$Lt_76_17410:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_76_14850:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r10, 63;
	setp.gt.u32 	%p3, %r3, %r10;
	@%p3 bra 	$Lt_76_15874;
	.loc	3	699	0
	ld.shared.f32 	%f2, [%rd7+256];
	add.f32 	%f1, %f2, %f1;
	st.shared.f32 	[%rd7+0], %f1;
$Lt_76_15874:
	bar.sync 	0;
	mov.u32 	%r11, 31;
	setp.gt.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_76_16386;
	.loc	3	709	0
	ld.volatile.shared.f32 	%f3, [%rd7+128];
	add.f32 	%f4, %f3, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f4;
	.loc	3	710	0
	ld.volatile.shared.f32 	%f5, [%rd7+64];
	add.f32 	%f6, %f5, %f4;
	st.volatile.shared.f32 	[%rd7+0], %f6;
	.loc	3	711	0
	ld.volatile.shared.f32 	%f7, [%rd7+32];
	add.f32 	%f8, %f7, %f6;
	st.volatile.shared.f32 	[%rd7+0], %f8;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f9, [%rd7+16];
	add.f32 	%f10, %f9, %f8;
	st.volatile.shared.f32 	[%rd7+0], %f10;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f11, [%rd7+8];
	add.f32 	%f12, %f11, %f10;
	st.volatile.shared.f32 	[%rd7+0], %f12;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f13, [%rd7+4];
	add.f32 	%f1, %f13, %f12;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_76_16386:
	mov.u32 	%r12, 0;
	setp.ne.u32 	%p5, %r3, %r12;
	@%p5 bra 	$Lt_76_16898;
	.loc	3	719	0
	ld.shared.f32 	%f14, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_128_true_true_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f14;
$Lt_76_16898:
	.loc	3	792	0
	exit;
$LDWend_packed_float_reduce_128_true_true:
	} // packed_float_reduce_128_true_true

	.entry packed_float_reduce_256_false_false (
		.param .u64 __cudaparm_packed_float_reduce_256_false_false_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_256_false_false_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_256_false_false_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<17>;
	.reg .pred %p<8>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	794	0
$LDWbegin_packed_float_reduce_256_false_false:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 512;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_256_false_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_77_17666;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_256_false_false_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 2048;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_256_false_false_g_idata];
$Lt_77_15106:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r9, %r6;
	cvt.u64.u32 	%rd2, %r9;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_256_false_false_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r6, %r6, %r8;
	setp.lt.u32 	%p2, %r6, %r7;
	@%p2 bra 	$Lt_77_15106;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_77_14594;
$Lt_77_17666:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_77_14594:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r10, 127;
	setp.gt.u32 	%p3, %r3, %r10;
	@%p3 bra 	$Lt_77_15618;
	.loc	3	698	0
	ld.shared.f32 	%f2, [%rd7+512];
	add.f32 	%f1, %f2, %f1;
	st.shared.f32 	[%rd7+0], %f1;
$Lt_77_15618:
	bar.sync 	0;
	mov.u32 	%r11, 63;
	setp.gt.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_77_16130;
	.loc	3	699	0
	ld.shared.f32 	%f3, [%rd7+256];
	add.f32 	%f1, %f3, %f1;
	st.shared.f32 	[%rd7+0], %f1;
$Lt_77_16130:
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p5, %r3, %r12;
	@%p5 bra 	$Lt_77_16642;
	.loc	3	709	0
	ld.volatile.shared.f32 	%f4, [%rd7+128];
	add.f32 	%f5, %f4, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f5;
	.loc	3	710	0
	ld.volatile.shared.f32 	%f6, [%rd7+64];
	add.f32 	%f7, %f6, %f5;
	st.volatile.shared.f32 	[%rd7+0], %f7;
	.loc	3	711	0
	ld.volatile.shared.f32 	%f8, [%rd7+32];
	add.f32 	%f9, %f8, %f7;
	st.volatile.shared.f32 	[%rd7+0], %f9;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f10, [%rd7+16];
	add.f32 	%f11, %f10, %f9;
	st.volatile.shared.f32 	[%rd7+0], %f11;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f12, [%rd7+8];
	add.f32 	%f13, %f12, %f11;
	st.volatile.shared.f32 	[%rd7+0], %f13;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f14, [%rd7+4];
	add.f32 	%f1, %f14, %f13;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_77_16642:
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p6, %r3, %r13;
	@%p6 bra 	$Lt_77_17154;
	.loc	3	719	0
	ld.shared.f32 	%f15, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_256_false_false_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f15;
$Lt_77_17154:
	.loc	3	795	0
	exit;
$LDWend_packed_float_reduce_256_false_false:
	} // packed_float_reduce_256_false_false

	.entry packed_float_reduce_256_false_true (
		.param .u64 __cudaparm_packed_float_reduce_256_false_true_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_256_false_true_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_256_false_true_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<17>;
	.reg .pred %p<8>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	796	0
$LDWbegin_packed_float_reduce_256_false_true:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 512;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_256_false_true_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_78_17666;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_256_false_true_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 2048;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_256_false_true_g_idata];
$Lt_78_15106:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r9, %r6;
	cvt.u64.u32 	%rd2, %r9;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_256_false_true_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r6, %r6, %r8;
	setp.lt.u32 	%p2, %r6, %r7;
	@%p2 bra 	$Lt_78_15106;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_78_14594;
$Lt_78_17666:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_78_14594:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r10, 127;
	setp.gt.u32 	%p3, %r3, %r10;
	@%p3 bra 	$Lt_78_15618;
	.loc	3	698	0
	ld.shared.f32 	%f2, [%rd7+512];
	add.f32 	%f1, %f2, %f1;
	st.shared.f32 	[%rd7+0], %f1;
$Lt_78_15618:
	bar.sync 	0;
	mov.u32 	%r11, 63;
	setp.gt.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_78_16130;
	.loc	3	699	0
	ld.shared.f32 	%f3, [%rd7+256];
	add.f32 	%f1, %f3, %f1;
	st.shared.f32 	[%rd7+0], %f1;
$Lt_78_16130:
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p5, %r3, %r12;
	@%p5 bra 	$Lt_78_16642;
	.loc	3	709	0
	ld.volatile.shared.f32 	%f4, [%rd7+128];
	add.f32 	%f5, %f4, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f5;
	.loc	3	710	0
	ld.volatile.shared.f32 	%f6, [%rd7+64];
	add.f32 	%f7, %f6, %f5;
	st.volatile.shared.f32 	[%rd7+0], %f7;
	.loc	3	711	0
	ld.volatile.shared.f32 	%f8, [%rd7+32];
	add.f32 	%f9, %f8, %f7;
	st.volatile.shared.f32 	[%rd7+0], %f9;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f10, [%rd7+16];
	add.f32 	%f11, %f10, %f9;
	st.volatile.shared.f32 	[%rd7+0], %f11;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f12, [%rd7+8];
	add.f32 	%f13, %f12, %f11;
	st.volatile.shared.f32 	[%rd7+0], %f13;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f14, [%rd7+4];
	add.f32 	%f1, %f14, %f13;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_78_16642:
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p6, %r3, %r13;
	@%p6 bra 	$Lt_78_17154;
	.loc	3	719	0
	ld.shared.f32 	%f15, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_256_false_true_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f15;
$Lt_78_17154:
	.loc	3	797	0
	exit;
$LDWend_packed_float_reduce_256_false_true:
	} // packed_float_reduce_256_false_true

	.entry packed_float_reduce_256_true_false (
		.param .u64 __cudaparm_packed_float_reduce_256_true_false_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_256_true_false_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_256_true_false_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<17>;
	.reg .pred %p<8>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	798	0
$LDWbegin_packed_float_reduce_256_true_false:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 512;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_256_true_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_79_17666;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_256_true_false_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 2048;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_256_true_false_g_idata];
$Lt_79_15106:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r9, %r6;
	cvt.u64.u32 	%rd2, %r9;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_256_true_false_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r6, %r6, %r8;
	setp.lt.u32 	%p2, %r6, %r7;
	@%p2 bra 	$Lt_79_15106;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_79_14594;
$Lt_79_17666:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_79_14594:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r10, 127;
	setp.gt.u32 	%p3, %r3, %r10;
	@%p3 bra 	$Lt_79_15618;
	.loc	3	698	0
	ld.shared.f32 	%f2, [%rd7+512];
	add.f32 	%f1, %f2, %f1;
	st.shared.f32 	[%rd7+0], %f1;
$Lt_79_15618:
	bar.sync 	0;
	mov.u32 	%r11, 63;
	setp.gt.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_79_16130;
	.loc	3	699	0
	ld.shared.f32 	%f3, [%rd7+256];
	add.f32 	%f1, %f3, %f1;
	st.shared.f32 	[%rd7+0], %f1;
$Lt_79_16130:
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p5, %r3, %r12;
	@%p5 bra 	$Lt_79_16642;
	.loc	3	709	0
	ld.volatile.shared.f32 	%f4, [%rd7+128];
	add.f32 	%f5, %f4, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f5;
	.loc	3	710	0
	ld.volatile.shared.f32 	%f6, [%rd7+64];
	add.f32 	%f7, %f6, %f5;
	st.volatile.shared.f32 	[%rd7+0], %f7;
	.loc	3	711	0
	ld.volatile.shared.f32 	%f8, [%rd7+32];
	add.f32 	%f9, %f8, %f7;
	st.volatile.shared.f32 	[%rd7+0], %f9;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f10, [%rd7+16];
	add.f32 	%f11, %f10, %f9;
	st.volatile.shared.f32 	[%rd7+0], %f11;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f12, [%rd7+8];
	add.f32 	%f13, %f12, %f11;
	st.volatile.shared.f32 	[%rd7+0], %f13;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f14, [%rd7+4];
	add.f32 	%f1, %f14, %f13;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_79_16642:
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p6, %r3, %r13;
	@%p6 bra 	$Lt_79_17154;
	.loc	3	719	0
	ld.shared.f32 	%f15, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_256_true_false_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f15;
$Lt_79_17154:
	.loc	3	799	0
	exit;
$LDWend_packed_float_reduce_256_true_false:
	} // packed_float_reduce_256_true_false

	.entry packed_float_reduce_256_true_true (
		.param .u64 __cudaparm_packed_float_reduce_256_true_true_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_256_true_true_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_256_true_true_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<15>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<17>;
	.reg .pred %p<8>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	800	0
$LDWbegin_packed_float_reduce_256_true_true:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 512;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_256_true_true_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_80_17666;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_256_true_true_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 2048;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_256_true_true_g_idata];
$Lt_80_15106:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r9, %r6;
	cvt.u64.u32 	%rd2, %r9;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_256_true_true_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r6, %r6, %r8;
	setp.lt.u32 	%p2, %r6, %r7;
	@%p2 bra 	$Lt_80_15106;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_80_14594;
$Lt_80_17666:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_80_14594:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r10, 127;
	setp.gt.u32 	%p3, %r3, %r10;
	@%p3 bra 	$Lt_80_15618;
	.loc	3	698	0
	ld.shared.f32 	%f2, [%rd7+512];
	add.f32 	%f1, %f2, %f1;
	st.shared.f32 	[%rd7+0], %f1;
$Lt_80_15618:
	bar.sync 	0;
	mov.u32 	%r11, 63;
	setp.gt.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_80_16130;
	.loc	3	699	0
	ld.shared.f32 	%f3, [%rd7+256];
	add.f32 	%f1, %f3, %f1;
	st.shared.f32 	[%rd7+0], %f1;
$Lt_80_16130:
	bar.sync 	0;
	mov.u32 	%r12, 31;
	setp.gt.u32 	%p5, %r3, %r12;
	@%p5 bra 	$Lt_80_16642;
	.loc	3	709	0
	ld.volatile.shared.f32 	%f4, [%rd7+128];
	add.f32 	%f5, %f4, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f5;
	.loc	3	710	0
	ld.volatile.shared.f32 	%f6, [%rd7+64];
	add.f32 	%f7, %f6, %f5;
	st.volatile.shared.f32 	[%rd7+0], %f7;
	.loc	3	711	0
	ld.volatile.shared.f32 	%f8, [%rd7+32];
	add.f32 	%f9, %f8, %f7;
	st.volatile.shared.f32 	[%rd7+0], %f9;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f10, [%rd7+16];
	add.f32 	%f11, %f10, %f9;
	st.volatile.shared.f32 	[%rd7+0], %f11;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f12, [%rd7+8];
	add.f32 	%f13, %f12, %f11;
	st.volatile.shared.f32 	[%rd7+0], %f13;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f14, [%rd7+4];
	add.f32 	%f1, %f14, %f13;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_80_16642:
	mov.u32 	%r13, 0;
	setp.ne.u32 	%p6, %r3, %r13;
	@%p6 bra 	$Lt_80_17154;
	.loc	3	719	0
	ld.shared.f32 	%f15, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_256_true_true_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f15;
$Lt_80_17154:
	.loc	3	801	0
	exit;
$LDWend_packed_float_reduce_256_true_true:
	} // packed_float_reduce_256_true_true

	.entry packed_float_reduce_512_false_false (
		.param .u64 __cudaparm_packed_float_reduce_512_false_false_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_512_false_false_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_512_false_false_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<16>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<18>;
	.reg .pred %p<9>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	803	0
$LDWbegin_packed_float_reduce_512_false_false:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 1024;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_512_false_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_81_17922;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_512_false_false_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 4096;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_512_false_false_g_idata];
$Lt_81_14850:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r9, %r6;
	cvt.u64.u32 	%rd2, %r9;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_512_false_false_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r6, %r6, %r8;
	setp.lt.u32 	%p2, %r6, %r7;
	@%p2 bra 	$Lt_81_14850;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_81_14338;
$Lt_81_17922:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_81_14338:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r10, 255;
	setp.gt.u32 	%p3, %r3, %r10;
	@%p3 bra 	$Lt_81_15362;
	.loc	3	697	0
	ld.shared.f32 	%f2, [%rd7+1024];
	add.f32 	%f1, %f2, %f1;
	st.shared.f32 	[%rd7+0], %f1;
$Lt_81_15362:
	bar.sync 	0;
	mov.u32 	%r11, 127;
	setp.gt.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_81_15874;
	.loc	3	698	0
	ld.shared.f32 	%f3, [%rd7+512];
	add.f32 	%f1, %f3, %f1;
	st.shared.f32 	[%rd7+0], %f1;
$Lt_81_15874:
	bar.sync 	0;
	mov.u32 	%r12, 63;
	setp.gt.u32 	%p5, %r3, %r12;
	@%p5 bra 	$Lt_81_16386;
	.loc	3	699	0
	ld.shared.f32 	%f4, [%rd7+256];
	add.f32 	%f1, %f4, %f1;
	st.shared.f32 	[%rd7+0], %f1;
$Lt_81_16386:
	bar.sync 	0;
	mov.u32 	%r13, 31;
	setp.gt.u32 	%p6, %r3, %r13;
	@%p6 bra 	$Lt_81_16898;
	.loc	3	709	0
	ld.volatile.shared.f32 	%f5, [%rd7+128];
	add.f32 	%f6, %f5, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f6;
	.loc	3	710	0
	ld.volatile.shared.f32 	%f7, [%rd7+64];
	add.f32 	%f8, %f7, %f6;
	st.volatile.shared.f32 	[%rd7+0], %f8;
	.loc	3	711	0
	ld.volatile.shared.f32 	%f9, [%rd7+32];
	add.f32 	%f10, %f9, %f8;
	st.volatile.shared.f32 	[%rd7+0], %f10;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f11, [%rd7+16];
	add.f32 	%f12, %f11, %f10;
	st.volatile.shared.f32 	[%rd7+0], %f12;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f13, [%rd7+8];
	add.f32 	%f14, %f13, %f12;
	st.volatile.shared.f32 	[%rd7+0], %f14;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f15, [%rd7+4];
	add.f32 	%f1, %f15, %f14;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_81_16898:
	mov.u32 	%r14, 0;
	setp.ne.u32 	%p7, %r3, %r14;
	@%p7 bra 	$Lt_81_17410;
	.loc	3	719	0
	ld.shared.f32 	%f16, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_512_false_false_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f16;
$Lt_81_17410:
	.loc	3	804	0
	exit;
$LDWend_packed_float_reduce_512_false_false:
	} // packed_float_reduce_512_false_false

	.entry packed_float_reduce_512_false_true (
		.param .u64 __cudaparm_packed_float_reduce_512_false_true_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_512_false_true_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_512_false_true_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<16>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<18>;
	.reg .pred %p<9>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	805	0
$LDWbegin_packed_float_reduce_512_false_true:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 1024;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_512_false_true_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_82_17922;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_512_false_true_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 4096;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_512_false_true_g_idata];
$Lt_82_14850:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r9, %r6;
	cvt.u64.u32 	%rd2, %r9;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_512_false_true_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r6, %r6, %r8;
	setp.lt.u32 	%p2, %r6, %r7;
	@%p2 bra 	$Lt_82_14850;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_82_14338;
$Lt_82_17922:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_82_14338:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r10, 255;
	setp.gt.u32 	%p3, %r3, %r10;
	@%p3 bra 	$Lt_82_15362;
	.loc	3	697	0
	ld.shared.f32 	%f2, [%rd7+1024];
	add.f32 	%f1, %f2, %f1;
	st.shared.f32 	[%rd7+0], %f1;
$Lt_82_15362:
	bar.sync 	0;
	mov.u32 	%r11, 127;
	setp.gt.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_82_15874;
	.loc	3	698	0
	ld.shared.f32 	%f3, [%rd7+512];
	add.f32 	%f1, %f3, %f1;
	st.shared.f32 	[%rd7+0], %f1;
$Lt_82_15874:
	bar.sync 	0;
	mov.u32 	%r12, 63;
	setp.gt.u32 	%p5, %r3, %r12;
	@%p5 bra 	$Lt_82_16386;
	.loc	3	699	0
	ld.shared.f32 	%f4, [%rd7+256];
	add.f32 	%f1, %f4, %f1;
	st.shared.f32 	[%rd7+0], %f1;
$Lt_82_16386:
	bar.sync 	0;
	mov.u32 	%r13, 31;
	setp.gt.u32 	%p6, %r3, %r13;
	@%p6 bra 	$Lt_82_16898;
	.loc	3	709	0
	ld.volatile.shared.f32 	%f5, [%rd7+128];
	add.f32 	%f6, %f5, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f6;
	.loc	3	710	0
	ld.volatile.shared.f32 	%f7, [%rd7+64];
	add.f32 	%f8, %f7, %f6;
	st.volatile.shared.f32 	[%rd7+0], %f8;
	.loc	3	711	0
	ld.volatile.shared.f32 	%f9, [%rd7+32];
	add.f32 	%f10, %f9, %f8;
	st.volatile.shared.f32 	[%rd7+0], %f10;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f11, [%rd7+16];
	add.f32 	%f12, %f11, %f10;
	st.volatile.shared.f32 	[%rd7+0], %f12;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f13, [%rd7+8];
	add.f32 	%f14, %f13, %f12;
	st.volatile.shared.f32 	[%rd7+0], %f14;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f15, [%rd7+4];
	add.f32 	%f1, %f15, %f14;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_82_16898:
	mov.u32 	%r14, 0;
	setp.ne.u32 	%p7, %r3, %r14;
	@%p7 bra 	$Lt_82_17410;
	.loc	3	719	0
	ld.shared.f32 	%f16, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_512_false_true_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f16;
$Lt_82_17410:
	.loc	3	806	0
	exit;
$LDWend_packed_float_reduce_512_false_true:
	} // packed_float_reduce_512_false_true

	.entry packed_float_reduce_512_true_false (
		.param .u64 __cudaparm_packed_float_reduce_512_true_false_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_512_true_false_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_512_true_false_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<16>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<18>;
	.reg .pred %p<9>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	807	0
$LDWbegin_packed_float_reduce_512_true_false:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 1024;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_512_true_false_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_83_17922;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_512_true_false_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 4096;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_512_true_false_g_idata];
$Lt_83_14850:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r9, %r6;
	cvt.u64.u32 	%rd2, %r9;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_512_true_false_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r6, %r6, %r8;
	setp.lt.u32 	%p2, %r6, %r7;
	@%p2 bra 	$Lt_83_14850;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_83_14338;
$Lt_83_17922:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_83_14338:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r10, 255;
	setp.gt.u32 	%p3, %r3, %r10;
	@%p3 bra 	$Lt_83_15362;
	.loc	3	697	0
	ld.shared.f32 	%f2, [%rd7+1024];
	add.f32 	%f1, %f2, %f1;
	st.shared.f32 	[%rd7+0], %f1;
$Lt_83_15362:
	bar.sync 	0;
	mov.u32 	%r11, 127;
	setp.gt.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_83_15874;
	.loc	3	698	0
	ld.shared.f32 	%f3, [%rd7+512];
	add.f32 	%f1, %f3, %f1;
	st.shared.f32 	[%rd7+0], %f1;
$Lt_83_15874:
	bar.sync 	0;
	mov.u32 	%r12, 63;
	setp.gt.u32 	%p5, %r3, %r12;
	@%p5 bra 	$Lt_83_16386;
	.loc	3	699	0
	ld.shared.f32 	%f4, [%rd7+256];
	add.f32 	%f1, %f4, %f1;
	st.shared.f32 	[%rd7+0], %f1;
$Lt_83_16386:
	bar.sync 	0;
	mov.u32 	%r13, 31;
	setp.gt.u32 	%p6, %r3, %r13;
	@%p6 bra 	$Lt_83_16898;
	.loc	3	709	0
	ld.volatile.shared.f32 	%f5, [%rd7+128];
	add.f32 	%f6, %f5, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f6;
	.loc	3	710	0
	ld.volatile.shared.f32 	%f7, [%rd7+64];
	add.f32 	%f8, %f7, %f6;
	st.volatile.shared.f32 	[%rd7+0], %f8;
	.loc	3	711	0
	ld.volatile.shared.f32 	%f9, [%rd7+32];
	add.f32 	%f10, %f9, %f8;
	st.volatile.shared.f32 	[%rd7+0], %f10;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f11, [%rd7+16];
	add.f32 	%f12, %f11, %f10;
	st.volatile.shared.f32 	[%rd7+0], %f12;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f13, [%rd7+8];
	add.f32 	%f14, %f13, %f12;
	st.volatile.shared.f32 	[%rd7+0], %f14;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f15, [%rd7+4];
	add.f32 	%f1, %f15, %f14;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_83_16898:
	mov.u32 	%r14, 0;
	setp.ne.u32 	%p7, %r3, %r14;
	@%p7 bra 	$Lt_83_17410;
	.loc	3	719	0
	ld.shared.f32 	%f16, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_512_true_false_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f16;
$Lt_83_17410:
	.loc	3	808	0
	exit;
$LDWend_packed_float_reduce_512_true_false:
	} // packed_float_reduce_512_true_false

	.entry packed_float_reduce_512_true_true (
		.param .u64 __cudaparm_packed_float_reduce_512_true_true_g_idata,
		.param .u64 __cudaparm_packed_float_reduce_512_true_true_g_odata,
		.param .u32 __cudaparm_packed_float_reduce_512_true_true_n)
	{
	.reg .u16 %rh<7>;
	.reg .u32 %r<16>;
	.reg .u64 %rd<13>;
	.reg .f32 %f<18>;
	.reg .pred %p<9>;
	.local .align 4 .b8 __cuda_local_var_22761_19_pack_0[4];
	.loc	3	809	0
$LDWbegin_packed_float_reduce_512_true_true:
	.loc	3	637	0
	cvt.u32.u16 	%r1, %ctaid.x;
	mul.lo.u32 	%r2, %r1, 1024;
	cvt.u32.u16 	%r3, %tid.x;
	add.u32 	%r4, %r2, %r3;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_512_true_true_n];
	setp.ge.u32 	%p1, %r4, %r5;
	@%p1 bra 	$Lt_84_17922;
	mul.lo.u32 	%r6, %r4, 4;
	ld.param.u32 	%r5, [__cudaparm_packed_float_reduce_512_true_true_n];
	mul.lo.u32 	%r7, %r5, 4;
	mov.u16 	%rh1, %nctaid.x;
	mul.wide.u16 	%r8, %rh1, 4096;
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_512_true_true_g_idata];
$Lt_84_14850:
 //<loop> Loop body line 637, nesting depth: 1, estimated iterations: unknown
	.loc	3	677	0
	cvt.u8.u32 	%r9, %r6;
	cvt.u64.u32 	%rd2, %r9;
	.loc	3	637	0
	ld.param.u64 	%rd1, [__cudaparm_packed_float_reduce_512_true_true_g_idata];
	.loc	3	677	0
	add.u64 	%rd3, %rd2, %rd1;
	ld.global.u8 	%rh2, [%rd3+0];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+3], %rh2;
	.loc	3	678	0
	ld.global.u8 	%rh3, [%rd3+1];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+2], %rh3;
	.loc	3	679	0
	ld.global.u8 	%rh4, [%rd3+2];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+1], %rh4;
	.loc	3	680	0
	ld.global.u8 	%rh5, [%rd3+3];
	st.local.u8 	[__cuda_local_var_22761_19_pack_0+0], %rh5;
	add.u32 	%r6, %r6, %r8;
	setp.lt.u32 	%p2, %r6, %r7;
	@%p2 bra 	$Lt_84_14850;
	ld.local.f32 	%f1, [__cuda_local_var_22761_19_pack_0+0];
	bra.uni 	$Lt_84_14338;
$Lt_84_17922:
	mov.f32 	%f1, 0f00000000;     	// 0
$Lt_84_14338:
	.loc	3	692	0
	mov.u64 	%rd4, __smem;
	cvt.u64.u32 	%rd5, %r3;
	mul.wide.u32 	%rd6, %r3, 4;
	add.u64 	%rd7, %rd4, %rd6;
	st.shared.f32 	[%rd7+0], %f1;
	.loc	3	693	0
	bar.sync 	0;
	mov.u32 	%r10, 255;
	setp.gt.u32 	%p3, %r3, %r10;
	@%p3 bra 	$Lt_84_15362;
	.loc	3	697	0
	ld.shared.f32 	%f2, [%rd7+1024];
	add.f32 	%f1, %f2, %f1;
	st.shared.f32 	[%rd7+0], %f1;
$Lt_84_15362:
	bar.sync 	0;
	mov.u32 	%r11, 127;
	setp.gt.u32 	%p4, %r3, %r11;
	@%p4 bra 	$Lt_84_15874;
	.loc	3	698	0
	ld.shared.f32 	%f3, [%rd7+512];
	add.f32 	%f1, %f3, %f1;
	st.shared.f32 	[%rd7+0], %f1;
$Lt_84_15874:
	bar.sync 	0;
	mov.u32 	%r12, 63;
	setp.gt.u32 	%p5, %r3, %r12;
	@%p5 bra 	$Lt_84_16386;
	.loc	3	699	0
	ld.shared.f32 	%f4, [%rd7+256];
	add.f32 	%f1, %f4, %f1;
	st.shared.f32 	[%rd7+0], %f1;
$Lt_84_16386:
	bar.sync 	0;
	mov.u32 	%r13, 31;
	setp.gt.u32 	%p6, %r3, %r13;
	@%p6 bra 	$Lt_84_16898;
	.loc	3	709	0
	ld.volatile.shared.f32 	%f5, [%rd7+128];
	add.f32 	%f6, %f5, %f1;
	st.volatile.shared.f32 	[%rd7+0], %f6;
	.loc	3	710	0
	ld.volatile.shared.f32 	%f7, [%rd7+64];
	add.f32 	%f8, %f7, %f6;
	st.volatile.shared.f32 	[%rd7+0], %f8;
	.loc	3	711	0
	ld.volatile.shared.f32 	%f9, [%rd7+32];
	add.f32 	%f10, %f9, %f8;
	st.volatile.shared.f32 	[%rd7+0], %f10;
	.loc	3	712	0
	ld.volatile.shared.f32 	%f11, [%rd7+16];
	add.f32 	%f12, %f11, %f10;
	st.volatile.shared.f32 	[%rd7+0], %f12;
	.loc	3	713	0
	ld.volatile.shared.f32 	%f13, [%rd7+8];
	add.f32 	%f14, %f13, %f12;
	st.volatile.shared.f32 	[%rd7+0], %f14;
	.loc	3	714	0
	ld.volatile.shared.f32 	%f15, [%rd7+4];
	add.f32 	%f1, %f15, %f14;
	st.volatile.shared.f32 	[%rd7+0], %f1;
$Lt_84_16898:
	mov.u32 	%r14, 0;
	setp.ne.u32 	%p7, %r3, %r14;
	@%p7 bra 	$Lt_84_17410;
	.loc	3	719	0
	ld.shared.f32 	%f16, [__smem+0];
	ld.param.u64 	%rd8, [__cudaparm_packed_float_reduce_512_true_true_g_odata];
	cvt.u64.u32 	%rd9, %r1;
	mul.wide.u32 	%rd10, %r1, 4;
	add.u64 	%rd11, %rd8, %rd10;
	st.global.f32 	[%rd11+0], %f16;
$Lt_84_17410:
	.loc	3	810	0
	exit;
$LDWend_packed_float_reduce_512_true_true:
	} // packed_float_reduce_512_true_true

