/*
 * layer_template_nnx.c
 * Francesco Conti <f.conti@unibo.it>
 * Alessio Burrello <alessio.burrello@unibo.it>
 *
 * Copyright (C) 2018-2022 University of Bologna
 * 
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License. 
 */

#include "${func_name}.h"
#include "pulp_nnx.h"

#ifdef GVSOC_LOGGING
#define GVSOC_LOG_LEVEL 1
#include "pulp_nnx_util.h"
#endif GVSOC_LOGGING

#ifdef DEBUG_DMA_COPY
#define dory_dma_memcpy_async(dma)                                                                                             \
  do                                                                                                                           \
  {                                                                                                                            \
    printf(                                                                                                                    \
        "\n[" #dma "] ext:%p, loc:%p, n_2d:%d, s_2d:%d, n_1d:%d, s_1d:%d, l_1d:%d\n",                                          \
        dma.ext, dma.loc, dma.number_of_2d_copies, dma.stride_2d, dma.number_of_1d_copies, dma.stride_1d, dma.length_1d_copy); \
    dory_dma_memcpy_async(dma);                                                                                                \
  } while (0)
#endif

% if ULTRA_VERBOSE:
// #define VERBOSE_PRINT(...) printf(__VA_ARGS__)
#define VERBOSE_PRINT(...)
% endif

#define MIN(a,b) (a < b ? a : b)

// DMA_Y_CONTEXT_SIZE
// At least NNX_CONTEXT_SIZE + 1 DMA_copy_y configurations are needed because output
// is always 2 phases late, so there are 2 configurations for previous stages
// and 1 for the current. It can be done differently but it sacrifices code
// readability which was prioritiesed at the moment.
// Size of 4 has been assigned to have index calculation done with only masking.
#define DMA_Y_CONTEXT_SIZE 4
#define DMA_Y_MASK 0x3
#define DMA_Y_INDEX(n) (n & DMA_Y_MASK)

static int increment_i_dma_y(int i) {
  return (i + 1) != DMA_Y_CONTEXT_SIZE ? i + 1 : 0; 
}

void ${func_name}(
  void *args
) {
  /////////////
  // Logging //
  /////////////

#ifdef GVSOC_LOGGING
  nnx_activate_gvsoc_logging(GVSOC_LOG_LEVEL);
#endif

  //////////////////////////
  // Arguments assignment //
  //////////////////////////

  // Keep the same interface between L2 and L3 memory
  unsigned int *real_arg = (unsigned int *) args;
  const unsigned int l2_x = real_arg[3];
  const unsigned int l2_y = real_arg[5];
  const unsigned int l2_W = real_arg[6];
  const unsigned int l2_scale = l2_W + ${l2_off_k};
  const unsigned int l2_bias = l2_W + ${l2_off_lambda};
  const unsigned int l1_buffer = real_arg[7];
  const unsigned int out_shift = real_arg[12];

  /////////////////////
  // DMA declaration //
  /////////////////////

  uint32_t dory_dma_channel = dory_dma_allocate();
  DMA_copy DMA_copy_W, DMA_copy_x;
% if FLAG_BATCHNORM == 1:
  DMA_copy DMA_copy_k, DMA_copy_lambda;
% endif
  DMA_copy DMA_copy_y[DMA_Y_CONTEXT_SIZE];
  int dma_copy_y_job_ids[DMA_Y_CONTEXT_SIZE];

  //////////////////
  // DMA defaults //
  //////////////////

% if flag_DW == 1:
  DMA_copy_x.hwc_to_chw = 1;
% else:
  DMA_copy_x.hwc_to_chw = 0;
% endif  
  DMA_copy_x.stride_2d = ${x_stride_w_byte};
  DMA_copy_x.stride_1d = ${x_stride_c_byte};
  DMA_copy_x.dir = 1;
  DMA_copy_x.dma_channel = dory_dma_channel;
  
  DMA_copy_W.hwc_to_chw = 0;
  DMA_copy_W.number_of_2d_copies = 1;
  DMA_copy_W.stride_2d = 0;
  DMA_copy_W.stride_1d = ${W_stride_nof_byte};
  DMA_copy_W.dir = 1;
  DMA_copy_W.dma_channel = dory_dma_channel;

% if FLAG_BATCHNORM == 1:
  DMA_copy_k.hwc_to_chw = 0;
  DMA_copy_k.stride_2d = 0;
  DMA_copy_k.number_of_2d_copies = 1;
  DMA_copy_k.stride_1d = 0;
  DMA_copy_k.number_of_1d_copies = 1;
  DMA_copy_k.dir = 1;
  DMA_copy_k.dma_channel = dory_dma_channel;

  DMA_copy_lambda.hwc_to_chw = 0;
  DMA_copy_lambda.stride_2d = 0;
  DMA_copy_lambda.number_of_2d_copies = 1;
  DMA_copy_lambda.stride_1d = 0;
  DMA_copy_lambda.number_of_1d_copies = 1;
  DMA_copy_lambda.dir = 1;
  DMA_copy_lambda.dma_channel = dory_dma_channel;
% endif
  
  for (int i = 0; i < DMA_Y_CONTEXT_SIZE; i++) {
    DMA_copy_y[i].hwc_to_chw = 0;
    DMA_copy_y[i].stride_2d = ${y_stride_w_byte};
    DMA_copy_y[i].stride_1d = ${y_stride_c_byte};
    DMA_copy_y[i].dir = 0;
    DMA_copy_y[i].dma_channel = dory_dma_channel;
  }

% if has_bias == 1:
  DMA_copy DMA_copy_bias;
  DMA_copy_bias.hwc_to_chw = 0;
  DMA_copy_bias.stride_2d = 0;
  DMA_copy_bias.stride_1d = 0;
  DMA_copy_bias.dir = 1;
  DMA_copy_bias.dma_channel = dory_dma_channel;
% endif

  //////////////////////////
  // Variable declaration //
  //////////////////////////

  int y_tile_size_h = ${y_tile_size_h};
  int y_tile_size_w = ${y_tile_size_w};
  int y_length_nof_byte = ${y_tile_size_nof_byte};

  int x_tile_size_h = ${x_tile_size_h};
  int x_tile_size_w = ${x_tile_size_w};
  int x_length_nif_byte = ${x_tile_size_nif_byte};

  int W_tile_size_nof = ${W_tile_size_nof};
  int W_tile_size_nif = ${W_tile_size_nif};
  int W_length_nif_byte = ${W_tile_nif_byte};

  // Tile loop indices
  int i_nof = 0, i_nif = 0, i_h = 0, i_w = 0;

  // Double buffer pointer indices
  int i_db_x = 0, i_db_y = 0, i_db_w = 0;

  // Store iterator
  int i_store_y = 0;

  // Load flags (first tile must be loaded)
  int is_load_w = 1, is_load_x = 1;

  ////////////////////////
  // Double buffer init //
  ////////////////////////

  const int l1_buffer_x = l1_buffer + ${l1_x_offset};
  const int l1_buffer_y = l1_buffer + ${l1_y_offset};
  const int l1_buffer_w = l1_buffer + ${l1_W_offset};
  const int l1_buffer_scale = l1_buffer + ${l1_k_offset};
  const int l1_buffer_bias = l1_buffer + ${l1_lambda_offset};

  const struct {
    int x;
    int y;
    int w;
    int scale;
    int bias;
  } db[2] = {
    {
      .x = l1_buffer_x,
      .y = l1_buffer_y,
      .w = l1_buffer_w,
      .scale = l1_buffer_scale,
      .bias = l1_buffer_bias
    },
    {
      .x = l1_buffer_x + ${x_tile_size_byte},
      .y = l1_buffer_y + ${y_tile_size_byte},
      .w = l1_buffer_w + ${W_tile_size_byte},
      .scale = l1_buffer_scale + ${k_tile_size_byte_transfer},
      .bias = l1_buffer_bias + ${k_tile_size_byte_transfer}
    }
  };

  //////////////////////
  // Accelerator init //
  //////////////////////

  nnx_soft_clear();

  ///////////////////////
  // NNX task defaults //
  ///////////////////////

  enum nnx_task_e {
    NNX_TASK_BODY,
    NNX_TASK_REMAINDER,
    NNX_TASK_COUNT
  };

  nnx_task_t  nnx_tasks[NNX_TASK_COUNT];
  nnx_task_t *nnx_task_to_offload;


  nnx_weights_t nnx_weights = {
    .data = db[i_db_w].w,
    .height = ${fs1},
    .width = ${fs2},
    .depth = ${x_tile_size_nif},
    .n_weights = ${y_tile_size_nof},
    .bitwidth = 8,
    .offset_factor = -128,
    .offset_mode = weightOffsetModeLayerWise
  };

  nnx_feature_t nnx_input = {
    .data = db[i_db_x].x,
    .height = ${x_tile_size_h},
    .width = ${x_tile_size_w},
    .depth = ${x_tile_size_nif},
    .bitwidth = featureBitwidth8Bit
  };

  nnx_feature_t nnx_output = {
    .data = db[i_db_y].y,
    .height = ${y_tile_size_h},
    .width = ${y_tile_size_w},
    .depth = ${y_tile_size_nof},
    .bitwidth = featureBitwidth8Bit
  };

  const nnx_norm_t norm = {
    .mode  = normMode32Bit,
    .scale = db[i_db_w].scale,
    .bias  = db[i_db_w].bias,
    .shift = NE16_NULL
  };

  const nnx_quant_t quant = {
    .shift_amount = out_shift,
    .mode = quantMode8Bit,
    .function = quantFunctionRelu,
    .use_rounding = 0
  };

  /////////////////
  // Total tiles //
  /////////////////

% if flag_DW == 0:
  const int total_tiles = ${tile_dim_nof} /*tile_dim_nof*/ * ${tile_dim_nif} /*tile_dim_nif*/ * ${tile_dim_h} /*tile_dim_h*/ * ${tile_dim_w} /*tile_dim_w*/;
% else:
  const int total_tiles = ${tile_dim_nof} /*tile_dim_nof*/ * ${tile_dim_h} /*tile_dim_h*/ * ${tile_dim_w} /*tile_dim_w*/;
% endif

  ///////////////////
  // NNX task init //
  ///////////////////

  for (int i = 0; i < MIN(NNX_TASK_COUNT, total_tiles); i++) {
    nnx_task_init(&nnx_tasks[i]);
    nnx_conv_${fs1}x${fs2}(&nnx_tasks[i], nnx_weights, nnx_input, nnx_output);
    nnx_norm_quant(&nnx_tasks[i], norm, quant);
  }


//  /$$$$$$$$ /$$$$$$ /$$       /$$$$$$$$       /$$        /$$$$$$   /$$$$$$  /$$$$$$$ 
// |__  $$__/|_  $$_/| $$      | $$_____/      | $$       /$$__  $$ /$$__  $$| $$__  $$
//    | $$     | $$  | $$      | $$            | $$      | $$  \ $$| $$  \ $$| $$  \ $$
//    | $$     | $$  | $$      | $$$$$         | $$      | $$  | $$| $$  | $$| $$$$$$$/
//    | $$     | $$  | $$      | $$__/         | $$      | $$  | $$| $$  | $$| $$____/ 
//    | $$     | $$  | $$      | $$            | $$      | $$  | $$| $$  | $$| $$      
//    | $$    /$$$$$$| $$$$$$$$| $$$$$$$$      | $$$$$$$$|  $$$$$$/|  $$$$$$/| $$      
//    |__/   |______/|________/|________/      |________/ \______/  \______/ |__/      

  for (int i_tile = 0; i_tile < total_tiles; i_tile++)
  {
                                                                                        
//   /$$$$$$   /$$$$$$  /$$   /$$ /$$$$$$$$ /$$$$$$  /$$$$$$  /$$   /$$ /$$$$$$$  /$$$$$$$$
//  /$$__  $$ /$$__  $$| $$$ | $$| $$_____/|_  $$_/ /$$__  $$| $$  | $$| $$__  $$| $$_____/
// | $$  \__/| $$  \ $$| $$$$| $$| $$        | $$  | $$  \__/| $$  | $$| $$  \ $$| $$      
// | $$      | $$  | $$| $$ $$ $$| $$$$$     | $$  | $$ /$$$$| $$  | $$| $$$$$$$/| $$$$$   
// | $$      | $$  | $$| $$  $$$$| $$__/     | $$  | $$|_  $$| $$  | $$| $$__  $$| $$__/   
// | $$    $$| $$  | $$| $$\  $$$| $$        | $$  | $$  \ $$| $$  | $$| $$  \ $$| $$      
// |  $$$$$$/|  $$$$$$/| $$ \  $$| $$       /$$$$$$|  $$$$$$/|  $$$$$$/| $$  | $$| $$$$$$$$
//  \______/  \______/ |__/  \__/|__/      |______/ \______/  \______/ |__/  |__/|________/

    const int x_tile_ptr     = db[i_db_x].x;
    const int w_tile_ptr     = db[i_db_w].w;
    const int scale_tile_ptr = db[i_db_w].scale;
    const int bias_tile_ptr  = db[i_db_w].bias;
    const int y_tile_ptr     = db[i_db_y].y;

    ///////////////////////
    // DMA configuration //
    ///////////////////////

    if (is_load_x) {
      x_tile_size_h = (i_h + 1 == ${tile_dim_h}) ? ${x_tile_size_h_last} : ${x_tile_size_h};
      x_tile_size_w = (i_w + 1 == ${tile_dim_w}) ? ${x_tile_size_w_last} : ${x_tile_size_w};
      x_length_nif_byte = (i_nif + 1 == ${tile_dim_nif}) ? ${x_tile_size_nif_byte_last} : ${x_tile_size_nif_byte};

      // additionally overlap by padding for the first tile after a border one
      // this because in the first tile we use less pixels from x_buffer, since we have the ones of padding
      const int pad_offset_h = i_h > 0 ? ${padding_top} : 0;
      const int pad_offset_w = i_w > 0 ? ${padding_left} : 0;

      DMA_copy_x.ext = dory_get_tile_3d(l2_x, i_h, i_w, i_nif, ${x_tile_size_h}, ${x_tile_size_w}, ${x_tile_size_nif}, ${x_w}, ${nif*g}, ${conv_overlap1}, ${conv_overlap2}, 0, pad_offset_h, pad_offset_w, 0, ${x_data_size_byte});
      DMA_copy_x.loc = x_tile_ptr;
      DMA_copy_x.number_of_2d_copies = x_tile_size_h;
      DMA_copy_x.number_of_1d_copies = x_tile_size_w;
      DMA_copy_x.length_1d_copy = x_length_nif_byte;
    }

    if (is_load_w) {
      W_tile_size_nof = (i_nof + 1 == ${tile_dim_nof}) ? ${W_tile_size_nof_last} : ${W_tile_size_nof};
      W_tile_size_nif = (i_nif + 1 == ${tile_dim_nif}) ? ${W_tile_size_nif_last} : ${W_tile_size_nif};
      W_length_nif_byte = (i_nif + 1 == ${tile_dim_nif}) ? ${W_tile_size_nif_byte_last} : ${W_tile_nif_byte};

% if flag_DW == 0:
      DMA_copy_W.ext = dory_get_tile_3d(l2_W, i_nof, 0, i_nif, ${W_tile_size_nof}, ${fs1}*${fs2}, ${W_tile_size_nif}, ${fs1}*${fs2}, ${nif}, 0,0,0,0,0,0, ${W_data_size_byte});
% else:
      DMA_copy_W.ext = dory_get_tile_3d(l2_W, i_nof, 0, 0, ${W_tile_size_nof*8/W_data_size_byte}, ${fs1}*${fs2}, ${W_tile_size_nif}, ${fs1}*${fs2}, ${nif}, 0,0,0,0,0,0, ${W_data_size_byte});
% endif
      DMA_copy_W.loc = w_tile_ptr;
% if tile_dim_nof == 1:
      DMA_copy_W.number_of_1d_copies = 1;
      DMA_copy_W.length_1d_copy = W_tile_size_nof * W_length_nif_byte;
% else:
      DMA_copy_W.number_of_1d_copies = W_tile_size_nof;
      DMA_copy_W.length_1d_copy = W_length_nif_byte;
% endif

% if FLAG_BATCHNORM == 1:
      DMA_copy_k.ext = l2_scale + ${k_tile_size_byte_transfer} * i_nof;
      DMA_copy_k.loc = scale_tile_ptr;
      DMA_copy_k.length_1d_copy = (uint16_t) W_tile_size_nof * ${int(act_dim_bit/8)};

      DMA_copy_lambda.ext = l2_bias + ${lambda_tile_size_byte_transfer} * i_nof;
      DMA_copy_lambda.loc = bias_tile_ptr;
      DMA_copy_lambda.length_1d_copy = (uint16_t) W_tile_size_nof * ${int(act_dim_bit/8)};
% endif
    }

    y_tile_size_h = (i_h + 1 == ${tile_dim_h}) ? ${y_tile_size_h_last} : ${y_tile_size_h};
    y_tile_size_w = (i_w + 1 == ${tile_dim_w}) ? ${y_tile_size_w_last} : ${y_tile_size_w};
    y_length_nof_byte = (i_nof + 1 == ${tile_dim_nof}) ? ${y_length_nof_byte_last} : ${y_tile_size_nof_byte};

    DMA_copy_y[DMA_Y_INDEX(i_tile)].ext = dory_get_tile_3d(l2_y, i_h, i_w, i_nof, ${y_tile_size_h}, ${y_tile_size_w}, ${y_tile_size_nof}, ${y_w}, ${int(nof*factor)}, 0, 0, 0, 0, 0, 0, ${y_data_size_byte});
    DMA_copy_y[DMA_Y_INDEX(i_tile)].loc = y_tile_ptr;
    DMA_copy_y[DMA_Y_INDEX(i_tile)].number_of_2d_copies = y_tile_size_h;
    DMA_copy_y[DMA_Y_INDEX(i_tile)].number_of_1d_copies = y_tile_size_w;
    DMA_copy_y[DMA_Y_INDEX(i_tile)].length_1d_copy = y_length_nof_byte;

    ////////////////////////
    // NE16 configuration //
    ////////////////////////

    int is_border_tile = 0
  % if tile_dim_nif != 1:
      || i_nif + 1 == ${tile_dim_nif}
  % endif
  % if tile_dim_h != 1:
      || i_h + 1 == ${tile_dim_h}
  % endif
  % if tile_dim_w != 1:
      || i_w + 1 == ${tile_dim_w}
  % endif
  % if tile_dim_nof != 1:
      || i_nof + 1 == ${tile_dim_nof}
  % endif
    ;

    nnx_task_to_offload = is_border_tile ? &nnx_tasks[NNX_TASK_REMAINDER] : &nnx_tasks[NNX_TASK_BODY];

    if (is_border_tile) {
      nnx_conv_${fs1}x${fs2}_update_dims(nnx_task_to_offload,
          y_tile_size_h, y_tile_size_w, W_tile_size_nof, W_tile_size_nif);
    }

    nnx_task_to_offload->infeat_ptr = x_tile_ptr;
    nnx_task_to_offload->weights_ptr = w_tile_ptr;
% if FLAG_BATCHNORM == 1:
    nnx_task_to_offload->scale_ptr = scale_tile_ptr;
    nnx_task_to_offload->scale_bias_ptr = bias_tile_ptr;
% endif
    nnx_task_to_offload->outfeat_ptr = y_tile_ptr;


//  /$$        /$$$$$$   /$$$$$$  /$$$$$$$ 
// | $$       /$$__  $$ /$$__  $$| $$__  $$
// | $$      | $$  \ $$| $$  \ $$| $$  \ $$
// | $$      | $$  | $$| $$$$$$$$| $$  | $$
// | $$      | $$  | $$| $$__  $$| $$  | $$
// | $$      | $$  | $$| $$  | $$| $$  | $$
// | $$$$$$$$|  $$$$$$/| $$  | $$| $$$$$$$/
// |________/ \______/ |__/  |__/|_______/ 
                                        
    // Wait for the accelerator to finish at least one task
    nnx_wait_not_full();

    if (is_load_x) {
      dory_dma_memcpy_async(DMA_copy_x);
    }
    if (is_load_w) {
      dory_dma_memcpy_async(DMA_copy_W);
% if FLAG_BATCHNORM == 1:
      dory_dma_memcpy_async(DMA_copy_k);
      dory_dma_memcpy_async(DMA_copy_lambda);
% endif
    }


//   /$$$$$$  /$$$$$$$$ /$$$$$$  /$$$$$$$  /$$$$$$$$
//  /$$__  $$|__  $$__//$$__  $$| $$__  $$| $$_____/
// | $$  \__/   | $$  | $$  \ $$| $$  \ $$| $$      
// |  $$$$$$    | $$  | $$  | $$| $$$$$$$/| $$$$$   
//  \____  $$   | $$  | $$  | $$| $$__  $$| $$__/   
//  /$$  \ $$   | $$  | $$  | $$| $$  \ $$| $$      
// |  $$$$$$/   | $$  |  $$$$$$/| $$  | $$| $$$$$$$$
//  \______/    |__/   \______/ |__/  |__/|________/

    // If the accelerator is running a job with an id greater then
    // the id of the tile we have to store, it means it has processed
    // the tile and its output can be stored to l2 memory.
    const int is_store = nnx_job_id() > dma_copy_y_job_ids[DMA_Y_INDEX(i_store_y)];

    if (is_store) {
      dory_dma_memcpy_async(DMA_copy_y[DMA_Y_INDEX(i_store_y)]);
    }


//  /$$$$$$$$ /$$   /$$ /$$$$$$$$  /$$$$$$ 
// | $$_____/| $$  / $$| $$_____/ /$$__  $$
// | $$      |  $$/ $$/| $$      | $$  \__/
// | $$$$$    \  $$$$/ | $$$$$   | $$      
// | $$__/     >$$  $$ | $$__/   | $$      
// | $$       /$$/\  $$| $$      | $$    $$
// | $$$$$$$$| $$  \ $$| $$$$$$$$|  $$$$$$/
// |________/|__/  |__/|________/ \______/ 

    dma_copy_y_job_ids[DMA_Y_INDEX(i_tile)] = nnx_acquire();
    nnx_offload(nnx_task_to_offload);

    // Wait for data to arrive
    if (is_load_x) {
      dory_dma_barrier(DMA_copy_x);
    }
    if (is_load_w) {
      dory_dma_barrier(DMA_copy_W);
% if FLAG_BATCHNORM == 1:
      dory_dma_barrier(DMA_copy_k);
      dory_dma_barrier(DMA_copy_lambda);
% endif
    }
    // This checks if we are about to start a job that is writting
    // to the buffer that we are storing at the moment.
    if (i_tile == i_store_y + 2) {
      dory_dma_barrier(DMA_copy_y[DMA_Y_INDEX(i_store_y)]);
    }

    nnx_run_async();


//  /$$   /$$ /$$$$$$$  /$$$$$$$   /$$$$$$  /$$$$$$$$ /$$$$$$$$       /$$$$$$ /$$   /$$ /$$$$$$$  /$$$$$$  /$$$$$$  /$$$$$$$$  /$$$$$$ 
// | $$  | $$| $$__  $$| $$__  $$ /$$__  $$|__  $$__/| $$_____/      |_  $$_/| $$$ | $$| $$__  $$|_  $$_/ /$$__  $$| $$_____/ /$$__  $$
// | $$  | $$| $$  \ $$| $$  \ $$| $$  \ $$   | $$   | $$              | $$  | $$$$| $$| $$  \ $$  | $$  | $$  \__/| $$      | $$  \__/
// | $$  | $$| $$$$$$$/| $$  | $$| $$$$$$$$   | $$   | $$$$$           | $$  | $$ $$ $$| $$  | $$  | $$  | $$      | $$$$$   |  $$$$$$ 
// | $$  | $$| $$____/ | $$  | $$| $$__  $$   | $$   | $$__/           | $$  | $$  $$$$| $$  | $$  | $$  | $$      | $$__/    \____  $$
// | $$  | $$| $$      | $$  | $$| $$  | $$   | $$   | $$              | $$  | $$\  $$$| $$  | $$  | $$  | $$    $$| $$       /$$  \ $$
// |  $$$$$$/| $$      | $$$$$$$/| $$  | $$   | $$   | $$$$$$$$       /$$$$$$| $$ \  $$| $$$$$$$/ /$$$$$$|  $$$$$$/| $$$$$$$$|  $$$$$$/
//  \______/ |__/      |_______/ |__/  |__/   |__/   |________/      |______/|__/  \__/|_______/ |______/ \______/ |________/ \______/ 

    /////////////////////////
    // Update tile indices //
    /////////////////////////

% if tile_dim_nif != 1:
    const int i_nif_prev = i_nif;
% endif
% if tile_dim_w != 1:
    const int i_w_prev = i_w;
% endif
% if tile_dim_h != 1:
    const int i_h_prev = i_h;
% endif
% if tile_dim_nof != 1:
    const int i_nof_prev = i_nof;
% endif

% if tile_dim_nif != 1 and flag_DW == 0:
    // loop nest is nof,h,w,nif
    i_nif += 1;
    if(i_nif==${tile_dim_nif}) {
      i_nif = 0;
% endif
% if tile_dim_w != 1:
      i_w += 1;
      if(i_w==${tile_dim_w}) {
        i_w = 0;
% endif
% if tile_dim_h != 1:
        i_h += 1;
        if(i_h==${tile_dim_h}) {
          i_h = 0;
% endif
% if flag_DW == 1:
          i_nif += 1;
% endif
% if tile_dim_nof != 1:
          i_nof += 1;
% endif
% if tile_dim_h != 1:
        }
% endif
% if tile_dim_w != 1:
      }
% endif
% if tile_dim_nif != 1 and flag_DW == 0:
    }
% endif

    ///////////////////////
    // Update load flags //
    ///////////////////////

    is_load_w = 0
  % if tile_dim_nif != 1:
      || i_nif_prev != i_nif
  % endif
  % if tile_dim_nof != 1:
      || i_nof_prev != i_nof
  % endif
    ;

    is_load_x = 0
  % if tile_dim_nif != 1:
      || i_nif_prev != i_nif
  % endif
  % if tile_dim_h != 1:
      || i_h_prev != i_h
  % endif
  % if tile_dim_w != 1:
      || i_w_prev != i_w
  % endif
    ;

    ///////////////////////////
    // Update store iterator //
    ///////////////////////////
    if (is_store) {
      i_store_y += 1;
    }

    ///////////////////////////////////
    // Update double buffer pointers //
    ///////////////////////////////////

    if (is_load_x) i_db_x = !i_db_x;
    if (is_load_w) i_db_w = !i_db_w;
    i_db_y = !i_db_y;
  }


//   /$$$$$$  /$$$$$$$$ /$$$$$$  /$$$$$$$  /$$$$$$$$       /$$$$$$$  /$$$$$$$$ /$$      /$$
//  /$$__  $$|__  $$__//$$__  $$| $$__  $$| $$_____/      | $$__  $$| $$_____/| $$$    /$$$
// | $$  \__/   | $$  | $$  \ $$| $$  \ $$| $$            | $$  \ $$| $$      | $$$$  /$$$$
// |  $$$$$$    | $$  | $$  | $$| $$$$$$$/| $$$$$         | $$$$$$$/| $$$$$   | $$ $$/$$ $$
//  \____  $$   | $$  | $$  | $$| $$__  $$| $$__/         | $$__  $$| $$__/   | $$  $$$| $$
//  /$$  \ $$   | $$  | $$  | $$| $$  \ $$| $$            | $$  \ $$| $$      | $$\  $ | $$
// |  $$$$$$/   | $$  |  $$$$$$/| $$  | $$| $$$$$$$$      | $$  | $$| $$$$$$$$| $$ \/  | $$
//  \______/    |__/   \______/ |__/  |__/|________/      |__/  |__/|________/|__/     |__/

  for (; i_store_y < total_tiles; i_store_y++) {
    if (i_store_y < total_tiles - 1) {
      nnx_wait_on_id(dma_copy_y_job_ids[DMA_Y_INDEX(i_store_y)]);
    } else {
      nnx_wait_empty();
    }

    dory_dma_memcpy_async(DMA_copy_y[DMA_Y_INDEX(i_store_y)]);
  }

% if not TEST:
  // wait for final write
  dory_dma_barrier(DMA_copy_y[DMA_Y_INDEX(total_tiles-1)]);
  dory_dma_deallocate(dory_dma_channel);
% endif

  // clear NNX for cleanup
  nnx_soft_clear();
}
