Simulator report for yang
Fri Nov 08 16:50:57 2019
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 275 nodes    ;
; Simulation Coverage         ;      54.64 % ;
; Total Number of Transitions ; 926          ;
; Family                      ; Stratix      ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------+
; Simulator Settings                                                                           ;
+-----------------------------------------------------------------+------------+---------------+
; Option                                                          ; Setting    ; Default Value ;
+-----------------------------------------------------------------+------------+---------------+
; Simulation mode                                                 ; Functional ; Timing        ;
; Start time                                                      ; 0 ns       ; 0 ns          ;
; Vector input source                                             ; yang.vwf   ;               ;
; Add pins automatically to simulation output waveforms           ; On         ; On            ;
; Check outputs                                                   ; Off        ; Off           ;
; Report simulation coverage                                      ; On         ; On            ;
; Detect setup and hold time violations                           ; Off        ; Off           ;
; Detect glitches                                                 ; Off        ; Off           ;
; Automatically save/load simulation netlist                      ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                      ; Off        ; Off           ;
; Generate Signal Activity File                                   ; Off        ; Off           ;
; Group bus channels in simulation results                        ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements ; On         ; On            ;
; Overwrite Waveform Inputs With Simulation Outputs               ; Off        ;               ;
+-----------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      54.64 % ;
; Total nodes checked                                 ; 275          ;
; Total output ports checked                          ; 291          ;
; Total output ports with complete 1/0-value coverage ; 159          ;
; Total output ports with no 1/0-value coverage       ; 91           ;
; Total output ports with no 1-value coverage         ; 108          ;
; Total output ports with no 0-value coverage         ; 115          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                            ; Output Port Name                                                                          ; Output Port Type ;
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+
; |Block1|a[3]                                                                         ; |Block1|a[3]                                                                              ; out              ;
; |Block1|a[2]                                                                         ; |Block1|a[2]                                                                              ; out              ;
; |Block1|a[1]                                                                         ; |Block1|a[1]                                                                              ; out              ;
; |Block1|a[0]                                                                         ; |Block1|a[0]                                                                              ; out              ;
; |Block1|load_ACC                                                                     ; |Block1|load_ACC                                                                          ; out              ;
; |Block1|flag                                                                         ; |Block1|flag                                                                              ; pin_out          ;
; |Block1|ACC[4]                                                                       ; |Block1|ACC[4]                                                                            ; pin_out          ;
; |Block1|ACC[3]                                                                       ; |Block1|ACC[3]                                                                            ; pin_out          ;
; |Block1|ACC[2]                                                                       ; |Block1|ACC[2]                                                                            ; pin_out          ;
; |Block1|ACC[0]                                                                       ; |Block1|ACC[0]                                                                            ; pin_out          ;
; |Block1|yang:inst4|ACC[4]                                                            ; |Block1|yang:inst4|ACC[4]                                                                 ; out              ;
; |Block1|yang:inst4|ACC[3]                                                            ; |Block1|yang:inst4|ACC[3]                                                                 ; out              ;
; |Block1|yang:inst4|ACC[2]                                                            ; |Block1|yang:inst4|ACC[2]                                                                 ; out              ;
; |Block1|yang:inst4|ACC[0]                                                            ; |Block1|yang:inst4|ACC[0]                                                                 ; out              ;
; |Block1|ALU:inst|c~0                                                                 ; |Block1|ALU:inst|c~0                                                                      ; out0             ;
; |Block1|ALU:inst|c~1                                                                 ; |Block1|ALU:inst|c~1                                                                      ; out0             ;
; |Block1|ALU:inst|c~2                                                                 ; |Block1|ALU:inst|c~2                                                                      ; out0             ;
; |Block1|ALU:inst|c~3                                                                 ; |Block1|ALU:inst|c~3                                                                      ; out0             ;
; |Block1|ALU:inst|flag                                                                ; |Block1|ALU:inst|flag                                                                     ; out0             ;
; |Block1|ALU:inst|c1[6]                                                               ; |Block1|ALU:inst|c1[6]                                                                    ; out              ;
; |Block1|ALU:inst|process0~4                                                          ; |Block1|ALU:inst|process0~4                                                               ; out              ;
; |Block1|ALU:inst|c1[5]                                                               ; |Block1|ALU:inst|c1[5]                                                                    ; out              ;
; |Block1|ALU:inst|process0~5                                                          ; |Block1|ALU:inst|process0~5                                                               ; out              ;
; |Block1|ALU:inst|c1[4]                                                               ; |Block1|ALU:inst|c1[4]                                                                    ; out              ;
; |Block1|ALU:inst|process0~6                                                          ; |Block1|ALU:inst|process0~6                                                               ; out              ;
; |Block1|ALU:inst|c1[3]                                                               ; |Block1|ALU:inst|c1[3]                                                                    ; out              ;
; |Block1|ALU:inst|process0~7                                                          ; |Block1|ALU:inst|process0~7                                                               ; out              ;
; |Block1|ALU:inst|c1[2]                                                               ; |Block1|ALU:inst|c1[2]                                                                    ; out              ;
; |Block1|ALU:inst|process0~8                                                          ; |Block1|ALU:inst|process0~8                                                               ; out              ;
; |Block1|ALU:inst|c1[1]                                                               ; |Block1|ALU:inst|c1[1]                                                                    ; out              ;
; |Block1|ALU:inst|process0~9                                                          ; |Block1|ALU:inst|process0~9                                                               ; out              ;
; |Block1|ALU:inst|c1[0]                                                               ; |Block1|ALU:inst|c1[0]                                                                    ; out              ;
; |Block1|ALU:inst|process0~10                                                         ; |Block1|ALU:inst|process0~10                                                              ; out              ;
; |Block1|ALU:inst|c[6]                                                                ; |Block1|ALU:inst|c[6]                                                                     ; out              ;
; |Block1|ALU:inst|process0~19                                                         ; |Block1|ALU:inst|process0~19                                                              ; out              ;
; |Block1|ALU:inst|c[5]                                                                ; |Block1|ALU:inst|c[5]                                                                     ; out              ;
; |Block1|ALU:inst|process0~22                                                         ; |Block1|ALU:inst|process0~22                                                              ; out              ;
; |Block1|ALU:inst|c[4]                                                                ; |Block1|ALU:inst|c[4]                                                                     ; out              ;
; |Block1|ALU:inst|process0~23                                                         ; |Block1|ALU:inst|process0~23                                                              ; out              ;
; |Block1|ALU:inst|process0~24                                                         ; |Block1|ALU:inst|process0~24                                                              ; out              ;
; |Block1|ALU:inst|process0~25                                                         ; |Block1|ALU:inst|process0~25                                                              ; out              ;
; |Block1|ALU:inst|c[3]                                                                ; |Block1|ALU:inst|c[3]                                                                     ; out              ;
; |Block1|ALU:inst|process0~26                                                         ; |Block1|ALU:inst|process0~26                                                              ; out              ;
; |Block1|ALU:inst|process0~27                                                         ; |Block1|ALU:inst|process0~27                                                              ; out              ;
; |Block1|ALU:inst|process0~28                                                         ; |Block1|ALU:inst|process0~28                                                              ; out              ;
; |Block1|ALU:inst|c[2]                                                                ; |Block1|ALU:inst|c[2]                                                                     ; out              ;
; |Block1|ALU:inst|process0~29                                                         ; |Block1|ALU:inst|process0~29                                                              ; out              ;
; |Block1|ALU:inst|process0~30                                                         ; |Block1|ALU:inst|process0~30                                                              ; out              ;
; |Block1|ALU:inst|process0~31                                                         ; |Block1|ALU:inst|process0~31                                                              ; out              ;
; |Block1|ALU:inst|c[1]                                                                ; |Block1|ALU:inst|c[1]                                                                     ; out              ;
; |Block1|ALU:inst|process0~34                                                         ; |Block1|ALU:inst|process0~34                                                              ; out              ;
; |Block1|ALU:inst|c[0]                                                                ; |Block1|ALU:inst|c[0]                                                                     ; out              ;
; |Block1|ALU:inst|process0~35                                                         ; |Block1|ALU:inst|process0~35                                                              ; out              ;
; |Block1|ALU:inst|process0~36                                                         ; |Block1|ALU:inst|process0~36                                                              ; out              ;
; |Block1|ALU:inst|process0~37                                                         ; |Block1|ALU:inst|process0~37                                                              ; out              ;
; |Block1|rtl~4                                                                        ; |Block1|rtl~4                                                                             ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|result_node[1]                                ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|result_node[1]                                     ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|result_node[2]                                ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|result_node[2]                                     ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|result_node[3]                                ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|result_node[3]                                     ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|result_node[4]                                ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|result_node[4]                                     ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|result_node[5]                                ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|result_node[5]                                     ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|result_node[6]                                ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|result_node[6]                                     ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[5]                   ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[5]                        ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[4]                   ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[4]                        ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[3]                   ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[3]                        ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[1]                   ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[1]                        ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[5]~5             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[5]~5                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[4]~6             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[4]~6                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[3]~7             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[3]~7                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[2]~8             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[2]~8                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[1]~9             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[1]~9                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[6]               ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[6]                    ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[5]               ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[5]                    ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[4]               ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[4]                    ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[3]               ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[3]                    ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[2]               ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[2]                    ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[1]               ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[1]                    ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~9                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~9                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~10                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~10                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~11                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~11                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~12                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~12                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~17                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~17                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~19                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~19                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~21                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~21                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~26                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~26                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~27                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~27                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~28                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~28                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~29                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~29                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~30                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~30                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~35                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~35                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~36                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~36                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~37                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~37                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~38                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~38                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~39                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~39                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[6] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; sout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[5] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[5]      ; cout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[5] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; sout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[4] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[4]      ; cout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[4] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; sout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[3] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[3]      ; cout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[3] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; sout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[2] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[2]      ; cout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[2] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; sout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[1] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[1]      ; cout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[1] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; sout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|result_node[0]                                ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|result_node[0]                                     ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|result_node[1]                                ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|result_node[1]                                     ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|result_node[2]                                ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|result_node[2]                                     ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|result_node[3]                                ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|result_node[3]                                     ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|result_node[4]                                ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|result_node[4]                                     ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|result_node[5]                                ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|result_node[5]                                     ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|result_node[6]                                ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|result_node[6]                                     ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[0]                   ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[0]                        ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[0]~0             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[0]~0                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[0]               ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[0]                    ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~0                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~0                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~1                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~1                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~3                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~3                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[4]                   ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[4]                        ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[3]                   ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[3]                        ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[2]                   ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[2]                        ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[4]~5             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[4]~5                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[3]~6             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[3]~6                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[2]~7             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[2]~7                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[1]~8             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[1]~8                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[6]               ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[6]                    ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[5]               ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[5]                    ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[4]               ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[4]                    ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[3]               ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[3]                    ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[2]               ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[2]                    ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[1]               ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[1]                    ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~9                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~9                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~10                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~10                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~11                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~11                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~16                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~16                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~18                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~18                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~23                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~23                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~24                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~24                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~25                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~25                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~26                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~26                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~27                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~27                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~31                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~31                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~32                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~32                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~33                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~33                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~34                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~34                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~35                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~35                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[6] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; sout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[5] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[5]      ; cout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[5] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; sout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[4] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[4]      ; cout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[4] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; sout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[3] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[3]      ; cout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[3] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; sout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[2] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[2]      ; cout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[2] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; sout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[1] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[1]      ; cout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[1] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; sout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[0] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[0]      ; cout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[0] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; sout             ;
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                            ; Output Port Name                                                                          ; Output Port Type ;
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+
; |Block1|cin                                                                          ; |Block1|cin                                                                               ; pin_out          ;
; |Block1|a[7]                                                                         ; |Block1|a[7]                                                                              ; out              ;
; |Block1|a[6]                                                                         ; |Block1|a[6]                                                                              ; out              ;
; |Block1|a[5]                                                                         ; |Block1|a[5]                                                                              ; out              ;
; |Block1|a[4]                                                                         ; |Block1|a[4]                                                                              ; out              ;
; |Block1|choice[1]                                                                    ; |Block1|choice[1]                                                                         ; out              ;
; |Block1|choice[0]                                                                    ; |Block1|choice[0]                                                                         ; out              ;
; |Block1|ACC[7]                                                                       ; |Block1|ACC[7]                                                                            ; pin_out          ;
; |Block1|ACC[6]                                                                       ; |Block1|ACC[6]                                                                            ; pin_out          ;
; |Block1|yang:inst4|ACC[6]                                                            ; |Block1|yang:inst4|ACC[6]                                                                 ; out              ;
; |Block1|yang:inst4|ACC[7]                                                            ; |Block1|yang:inst4|ACC[7]                                                                 ; out              ;
; |Block1|ALU:inst|c~4                                                                 ; |Block1|ALU:inst|c~4                                                                      ; out0             ;
; |Block1|ALU:inst|c~5                                                                 ; |Block1|ALU:inst|c~5                                                                      ; out0             ;
; |Block1|ALU:inst|c~6                                                                 ; |Block1|ALU:inst|c~6                                                                      ; out0             ;
; |Block1|ALU:inst|c~7                                                                 ; |Block1|ALU:inst|c~7                                                                      ; out0             ;
; |Block1|ALU:inst|process0~1                                                          ; |Block1|ALU:inst|process0~1                                                               ; out              ;
; |Block1|ALU:inst|c1[7]                                                               ; |Block1|ALU:inst|c1[7]                                                                    ; out              ;
; |Block1|ALU:inst|process0~2                                                          ; |Block1|ALU:inst|process0~2                                                               ; out              ;
; |Block1|ALU:inst|process0~3                                                          ; |Block1|ALU:inst|process0~3                                                               ; out0             ;
; |Block1|ALU:inst|c[7]                                                                ; |Block1|ALU:inst|c[7]                                                                     ; out              ;
; |Block1|ALU:inst|process0~11                                                         ; |Block1|ALU:inst|process0~11                                                              ; out              ;
; |Block1|ALU:inst|process0~12                                                         ; |Block1|ALU:inst|process0~12                                                              ; out0             ;
; |Block1|ALU:inst|process0~13                                                         ; |Block1|ALU:inst|process0~13                                                              ; out              ;
; |Block1|ALU:inst|process0~14                                                         ; |Block1|ALU:inst|process0~14                                                              ; out0             ;
; |Block1|ALU:inst|process0~15                                                         ; |Block1|ALU:inst|process0~15                                                              ; out              ;
; |Block1|ALU:inst|process0~16                                                         ; |Block1|ALU:inst|process0~16                                                              ; out0             ;
; |Block1|ALU:inst|process0~17                                                         ; |Block1|ALU:inst|process0~17                                                              ; out              ;
; |Block1|ALU:inst|process0~18                                                         ; |Block1|ALU:inst|process0~18                                                              ; out              ;
; |Block1|ALU:inst|cin                                                                 ; |Block1|ALU:inst|cin                                                                      ; out              ;
; |Block1|ALU:inst|process0~38                                                         ; |Block1|ALU:inst|process0~38                                                              ; out              ;
; |Block1|ALU:inst|process0~39                                                         ; |Block1|ALU:inst|process0~39                                                              ; out              ;
; |Block1|ALU:inst|c1[8]                                                               ; |Block1|ALU:inst|c1[8]                                                                    ; out              ;
; |Block1|rtl~0                                                                        ; |Block1|rtl~0                                                                             ; out0             ;
; |Block1|rtl~1                                                                        ; |Block1|rtl~1                                                                             ; out0             ;
; |Block1|rtl~2                                                                        ; |Block1|rtl~2                                                                             ; out0             ;
; |Block1|rtl~3                                                                        ; |Block1|rtl~3                                                                             ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[0]~0                 ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[0]~0                      ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[0]                   ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[0]                        ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[0]~0             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[0]~0                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[0]               ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[0]                    ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~0                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~0                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~1                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~1                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~2                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~2                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~3                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~3                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[9]~1                 ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[9]~1                      ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[9]                   ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[9]                        ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[8]                   ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[8]                        ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[7]                   ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[7]                        ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[6]                   ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[6]                        ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[2]                   ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[2]                        ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[9]~1             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[9]~1                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[8]~2             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[8]~2                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[7]~3             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[7]~3                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[6]~4             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[6]~4                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~4                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~4                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~5                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~5                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~6                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~6                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~7                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~7                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~8                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~8                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~13                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~13                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~14                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~14                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~15                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~15                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~16                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~16                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~18                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~18                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~20                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~20                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~22                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~22                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~23                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~23                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~24                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~24                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~25                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~25                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~31                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~31                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~32                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~32                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~33                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~33                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~34                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~34                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[8] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[8]      ; cout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[7] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[7]      ; cout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[6] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[6]      ; cout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[0] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[0]      ; cout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|result_node[7]                                ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|result_node[7]                                     ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|result_node[8]                                ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|result_node[8]                                     ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[0]~0                 ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[0]~0                      ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~2                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~2                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[8]~1                 ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[8]~1                      ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[8]                   ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[8]                        ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[7]                   ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[7]                        ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[6]                   ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[6]                        ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[8]~1             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[8]~1                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[7]~2             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[7]~2                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[6]~3             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[6]~3                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[8]               ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[8]                    ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[7]               ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[7]                    ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~4                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~4                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~5                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~5                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~6                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~6                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~7                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~7                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~8                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~8                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~12                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~12                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~13                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~13                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~14                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~14                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~20                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~20                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~21                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~21                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~22                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~22                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~28                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~28                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~29                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~29                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~30                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~30                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[8] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8] ; sout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[7] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[7]      ; cout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[7] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] ; sout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[6] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[6]      ; cout             ;
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                            ; Output Port Name                                                                          ; Output Port Type ;
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+
; |Block1|cin                                                                          ; |Block1|cin                                                                               ; pin_out          ;
; |Block1|a[7]                                                                         ; |Block1|a[7]                                                                              ; out              ;
; |Block1|a[6]                                                                         ; |Block1|a[6]                                                                              ; out              ;
; |Block1|a[5]                                                                         ; |Block1|a[5]                                                                              ; out              ;
; |Block1|a[4]                                                                         ; |Block1|a[4]                                                                              ; out              ;
; |Block1|reset                                                                        ; |Block1|reset                                                                             ; out              ;
; |Block1|choice[1]                                                                    ; |Block1|choice[1]                                                                         ; out              ;
; |Block1|choice[0]                                                                    ; |Block1|choice[0]                                                                         ; out              ;
; |Block1|ACC[7]                                                                       ; |Block1|ACC[7]                                                                            ; pin_out          ;
; |Block1|ACC[6]                                                                       ; |Block1|ACC[6]                                                                            ; pin_out          ;
; |Block1|ACC[5]                                                                       ; |Block1|ACC[5]                                                                            ; pin_out          ;
; |Block1|ACC[1]                                                                       ; |Block1|ACC[1]                                                                            ; pin_out          ;
; |Block1|yang:inst4|ACC[6]                                                            ; |Block1|yang:inst4|ACC[6]                                                                 ; out              ;
; |Block1|yang:inst4|ACC[5]                                                            ; |Block1|yang:inst4|ACC[5]                                                                 ; out              ;
; |Block1|yang:inst4|ACC[1]                                                            ; |Block1|yang:inst4|ACC[1]                                                                 ; out              ;
; |Block1|yang:inst4|ACC[7]                                                            ; |Block1|yang:inst4|ACC[7]                                                                 ; out              ;
; |Block1|ALU:inst|c~4                                                                 ; |Block1|ALU:inst|c~4                                                                      ; out0             ;
; |Block1|ALU:inst|c~5                                                                 ; |Block1|ALU:inst|c~5                                                                      ; out0             ;
; |Block1|ALU:inst|c~6                                                                 ; |Block1|ALU:inst|c~6                                                                      ; out0             ;
; |Block1|ALU:inst|c~7                                                                 ; |Block1|ALU:inst|c~7                                                                      ; out0             ;
; |Block1|ALU:inst|process0~1                                                          ; |Block1|ALU:inst|process0~1                                                               ; out              ;
; |Block1|ALU:inst|c1[7]                                                               ; |Block1|ALU:inst|c1[7]                                                                    ; out              ;
; |Block1|ALU:inst|process0~2                                                          ; |Block1|ALU:inst|process0~2                                                               ; out              ;
; |Block1|ALU:inst|process0~3                                                          ; |Block1|ALU:inst|process0~3                                                               ; out0             ;
; |Block1|ALU:inst|c[7]                                                                ; |Block1|ALU:inst|c[7]                                                                     ; out              ;
; |Block1|ALU:inst|process0~11                                                         ; |Block1|ALU:inst|process0~11                                                              ; out              ;
; |Block1|ALU:inst|process0~12                                                         ; |Block1|ALU:inst|process0~12                                                              ; out0             ;
; |Block1|ALU:inst|process0~13                                                         ; |Block1|ALU:inst|process0~13                                                              ; out              ;
; |Block1|ALU:inst|process0~14                                                         ; |Block1|ALU:inst|process0~14                                                              ; out0             ;
; |Block1|ALU:inst|process0~15                                                         ; |Block1|ALU:inst|process0~15                                                              ; out              ;
; |Block1|ALU:inst|process0~16                                                         ; |Block1|ALU:inst|process0~16                                                              ; out0             ;
; |Block1|ALU:inst|process0~17                                                         ; |Block1|ALU:inst|process0~17                                                              ; out              ;
; |Block1|ALU:inst|process0~18                                                         ; |Block1|ALU:inst|process0~18                                                              ; out              ;
; |Block1|ALU:inst|process0~20                                                         ; |Block1|ALU:inst|process0~20                                                              ; out              ;
; |Block1|ALU:inst|process0~21                                                         ; |Block1|ALU:inst|process0~21                                                              ; out              ;
; |Block1|ALU:inst|process0~32                                                         ; |Block1|ALU:inst|process0~32                                                              ; out              ;
; |Block1|ALU:inst|process0~33                                                         ; |Block1|ALU:inst|process0~33                                                              ; out              ;
; |Block1|ALU:inst|cin                                                                 ; |Block1|ALU:inst|cin                                                                      ; out              ;
; |Block1|ALU:inst|process0~38                                                         ; |Block1|ALU:inst|process0~38                                                              ; out              ;
; |Block1|ALU:inst|process0~39                                                         ; |Block1|ALU:inst|process0~39                                                              ; out              ;
; |Block1|ALU:inst|c1[8]                                                               ; |Block1|ALU:inst|c1[8]                                                                    ; out              ;
; |Block1|rtl~0                                                                        ; |Block1|rtl~0                                                                             ; out0             ;
; |Block1|rtl~1                                                                        ; |Block1|rtl~1                                                                             ; out0             ;
; |Block1|rtl~2                                                                        ; |Block1|rtl~2                                                                             ; out0             ;
; |Block1|rtl~3                                                                        ; |Block1|rtl~3                                                                             ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|result_node[7]                                ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|result_node[7]                                     ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|result_node[8]                                ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|result_node[8]                                     ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|result_node[9]                                ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|result_node[9]                                     ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[0]~0                 ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[0]~0                      ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[0]                   ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[0]                        ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[0]~0             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[0]~0                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[0]               ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[0]                    ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~0                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~0                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~1                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~1                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~2                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~2                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~3                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~3                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[9]~1                 ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[9]~1                      ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[9]                   ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[9]                        ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[8]                   ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[8]                        ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[7]                   ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|datab_node[7]                        ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[9]~1             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[9]~1                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[8]~2             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[8]~2                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[7]~3             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[7]~3                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[9]               ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[9]                    ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[8]               ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[8]                    ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[7]               ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|unreg_res_node[7]                    ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~4                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~4                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~5                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~5                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~6                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~6                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~7                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~7                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~8                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~8                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~13                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~13                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~14                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~14                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~15                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|_~15                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[9] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[9] ; sout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[8] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[8] ; sout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[7] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] ; sout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[0] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_1|addcore:adder|a_csnbuffer:result_node|cout[0]      ; cout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|result_node[7]                                ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|result_node[7]                                     ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|result_node[8]                                ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|result_node[8]                                     ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[0]~0                 ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[0]~0                      ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~2                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~2                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[8]~1                 ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[8]~1                      ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[8]                   ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[8]                        ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[7]                   ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[7]                        ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[6]                   ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[6]                        ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[5]                   ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[5]                        ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[1]                   ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|datab_node[1]                        ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[8]~1             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[8]~1                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[7]~2             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[7]~2                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[6]~3             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[6]~3                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[5]~4             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[5]~4                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[8]               ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[8]                    ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[7]               ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|unreg_res_node[7]                    ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~4                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~4                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~5                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~5                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~6                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~6                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~7                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~7                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~8                             ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~8                                  ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~12                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~12                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~13                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~13                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~14                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~14                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~15                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~15                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~17                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~17                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~19                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~19                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~20                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~20                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~21                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~21                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~22                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~22                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~28                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~28                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~29                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~29                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~30                            ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|_~30                                 ; out0             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[8] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8] ; sout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[7] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[7]      ; cout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[7] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] ; sout             ;
; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[6] ; |Block1|ALU:inst|lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[6]      ; cout             ;
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 5.1 Build 176 10/26/2005 SJ Full Version
    Info: Processing started: Fri Nov 08 16:50:57 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off yang -c yang
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 15.0 ns on register "|Block1|yang:inst4|ACC[0]"
Warning: Found clock-sensitive change during active clock edge at time 25.0 ns on register "|Block1|yang:inst4|ACC[2]"
Warning: Found clock-sensitive change during active clock edge at time 25.0 ns on register "|Block1|yang:inst4|ACC[1]"
Warning: Found clock-sensitive change during active clock edge at time 55.0 ns on register "|Block1|yang:inst4|ACC[4]"
Warning: Found clock-sensitive change during active clock edge at time 55.0 ns on register "|Block1|yang:inst4|ACC[3]"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      54.64 %
Info: Number of transitions in simulation is 926
Info: Quartus II Simulator was successful. 0 errors, 5 warnings
    Info: Processing ended: Fri Nov 08 16:50:57 2019
    Info: Elapsed time: 00:00:01


