<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2p25/impl/gwsynthesis/a2p25.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2p25/hdl/a2p25.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2p25/hdl/a2p25.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Aug 22 23:16:11 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>29879</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>17568</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk_logic</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk </td>
<td>clk</td>
<td>clk_logic_w </td>
</tr>
<tr>
<td>3</td>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clk_logic_w </td>
<td>clk_logic</td>
<td>clk_pixel_w </td>
</tr>
<tr>
<td>4</td>
<td>clk_hdmi</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_pixel_w </td>
<td>clk_pixel</td>
<td>clk_hdmi_w </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>162.800(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_logic</td>
<td>54.000(MHz)</td>
<td>63.489(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_pixel</td>
<td>27.000(MHz)</td>
<td>54.388(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_hdmi!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.768</td>
<td>apple_bus/addr_r_8_s0/Q</td>
<td>mockingboard/m6522_left/irq_mask_6_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.029</td>
<td>15.410</td>
</tr>
<tr>
<td>2</td>
<td>2.881</td>
<td>apple_bus/addr_r_8_s0/Q</td>
<td>mockingboard/m6522_left/irq_mask_1_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.008</td>
<td>15.319</td>
</tr>
<tr>
<td>3</td>
<td>2.885</td>
<td>apple_bus/addr_r_8_s0/Q</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_reload_s8/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.008</td>
<td>15.254</td>
</tr>
<tr>
<td>4</td>
<td>3.058</td>
<td>apple_bus/addr_r_8_s0/Q</td>
<td>mockingboard/m6522_left/irq_flags_6_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.022</td>
<td>15.128</td>
</tr>
<tr>
<td>5</td>
<td>3.119</td>
<td>apple_bus/addr_r_8_s0/Q</td>
<td>mockingboard/m6522_left/timer_a_count_6_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.006</td>
<td>15.330</td>
</tr>
<tr>
<td>6</td>
<td>3.225</td>
<td>apple_bus/addr_r_8_s0/Q</td>
<td>mockingboard/m6522_left/irq_mask_0_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.014</td>
<td>14.968</td>
</tr>
<tr>
<td>7</td>
<td>3.225</td>
<td>apple_bus/addr_r_8_s0/Q</td>
<td>mockingboard/m6522_left/irq_mask_3_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.014</td>
<td>14.968</td>
</tr>
<tr>
<td>8</td>
<td>3.252</td>
<td>apple_bus/addr_r_8_s0/Q</td>
<td>mockingboard/m6522_left/timer_a_count_7_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.003</td>
<td>15.200</td>
</tr>
<tr>
<td>9</td>
<td>3.287</td>
<td>apple_bus/addr_r_8_s0/Q</td>
<td>mockingboard/m6522_left/timer_a_count_4_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.013</td>
<td>15.155</td>
</tr>
<tr>
<td>10</td>
<td>3.326</td>
<td>apple_bus/addr_r_8_s0/Q</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_may_interrupt_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.008</td>
<td>15.121</td>
</tr>
<tr>
<td>11</td>
<td>3.391</td>
<td>apple_bus/addr_r_8_s0/Q</td>
<td>mockingboard/m6522_left/timer_a_count_2_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.015</td>
<td>15.049</td>
</tr>
<tr>
<td>12</td>
<td>3.421</td>
<td>apple_bus/addr_r_8_s0/Q</td>
<td>mockingboard/m6522_left/timer_a_count_3_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.015</td>
<td>15.019</td>
</tr>
<tr>
<td>13</td>
<td>3.428</td>
<td>apple_bus/addr_r_8_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_1_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.017</td>
<td>14.762</td>
</tr>
<tr>
<td>14</td>
<td>3.428</td>
<td>apple_bus/addr_r_8_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_2_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.017</td>
<td>14.762</td>
</tr>
<tr>
<td>15</td>
<td>3.428</td>
<td>apple_bus/addr_r_8_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_3_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.017</td>
<td>14.762</td>
</tr>
<tr>
<td>16</td>
<td>3.432</td>
<td>apple_bus/addr_r_8_s0/Q</td>
<td>mockingboard/m6522_left/timer_a_count_5_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.013</td>
<td>15.010</td>
</tr>
<tr>
<td>17</td>
<td>3.486</td>
<td>apple_bus/addr_r_8_s0/Q</td>
<td>mockingboard/m6522_left/irq_flags_6_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.022</td>
<td>14.946</td>
</tr>
<tr>
<td>18</td>
<td>3.497</td>
<td>apple_bus/addr_r_8_s0/Q</td>
<td>mockingboard/m6522_left/timer_a_count_1_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.013</td>
<td>14.945</td>
</tr>
<tr>
<td>19</td>
<td>3.514</td>
<td>apple_bus/addr_r_8_s0/Q</td>
<td>mockingboard/m6522_left/pio_i.ddra_0_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.008</td>
<td>14.686</td>
</tr>
<tr>
<td>20</td>
<td>3.514</td>
<td>apple_bus/addr_r_8_s0/Q</td>
<td>mockingboard/m6522_left/pio_i.ddra_2_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.008</td>
<td>14.686</td>
</tr>
<tr>
<td>21</td>
<td>3.514</td>
<td>apple_bus/addr_r_8_s0/Q</td>
<td>mockingboard/m6522_left/pio_i.ddra_4_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.008</td>
<td>14.686</td>
</tr>
<tr>
<td>22</td>
<td>3.549</td>
<td>apple_bus/addr_r_8_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_5_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.002</td>
<td>14.660</td>
</tr>
<tr>
<td>23</td>
<td>3.569</td>
<td>apple_bus/addr_r_8_s0/Q</td>
<td>mockingboard/m6522_left/timer_a_count_15_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.022</td>
<td>14.864</td>
</tr>
<tr>
<td>24</td>
<td>3.593</td>
<td>apple_bus/addr_r_8_s0/Q</td>
<td>mockingboard/m6522_left/irq_mask_2_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.004</td>
<td>14.619</td>
</tr>
<tr>
<td>25</td>
<td>3.593</td>
<td>apple_bus/addr_r_8_s0/Q</td>
<td>mockingboard/m6522_left/irq_mask_5_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.004</td>
<td>14.619</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.143</td>
<td>esp32_spi_connector/proto/mem_wr_data_7_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[7]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.175</td>
</tr>
<tr>
<td>2</td>
<td>0.205</td>
<td>esp32_spi_connector/proto/mem_wr_data_4_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[4]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.237</td>
</tr>
<tr>
<td>3</td>
<td>0.205</td>
<td>esp32_spi_connector/proto/mem_wr_data_0_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.237</td>
</tr>
<tr>
<td>4</td>
<td>0.206</td>
<td>esp32_spi_connector/proto/mem_wr_data_5_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[5]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.238</td>
</tr>
<tr>
<td>5</td>
<td>0.206</td>
<td>esp32_spi_connector/proto/mem_wr_data_3_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.238</td>
</tr>
<tr>
<td>6</td>
<td>0.206</td>
<td>esp32_spi_connector/proto/mem_wr_data_2_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[2]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.238</td>
</tr>
<tr>
<td>7</td>
<td>0.219</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_0_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s/ADB[11]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.264</td>
</tr>
<tr>
<td>8</td>
<td>0.220</td>
<td>esp32_spi_connector/proto/mem_wr_addr_1_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADA[4]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.243</td>
</tr>
<tr>
<td>9</td>
<td>0.247</td>
<td>esp32_spi_connector/proto/mem_wr_data_1_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[1]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.279</td>
</tr>
<tr>
<td>10</td>
<td>0.258</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s/ADB[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.295</td>
</tr>
<tr>
<td>11</td>
<td>0.261</td>
<td>esp32_spi_connector/proto/mem_rd_addr_7_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADB[10]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.011</td>
<td>0.285</td>
</tr>
<tr>
<td>12</td>
<td>0.263</td>
<td>apple_video/video_address_o_11_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s/ADB[11]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.334</td>
</tr>
<tr>
<td>13</td>
<td>0.268</td>
<td>apple_video/video_address_o_11_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/ADB[11]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.343</td>
</tr>
<tr>
<td>14</td>
<td>0.272</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/ADB[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.305</td>
</tr>
<tr>
<td>15</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>16</td>
<td>0.275</td>
<td>hdmi/cy_2_s1/Q</td>
<td>hdmi/cy_2_s1/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>17</td>
<td>0.275</td>
<td>audio_out/cnt_7_s2/Q</td>
<td>audio_out/cnt_7_s2/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>18</td>
<td>0.275</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[10]_s0/Q</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[10]_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>19</td>
<td>0.275</td>
<td>mockingboard/psg_left/env_inc_s1/Q</td>
<td>mockingboard/psg_left/env_inc_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>20</td>
<td>0.275</td>
<td>mockingboard/psg_left/tone_gen_op_2_s0/Q</td>
<td>mockingboard/psg_left/tone_gen_op_2_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>21</td>
<td>0.275</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_toggle_s6/Q</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_toggle_s6/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>mockingboard/m6522_left/ser.bit_cnt_0_s0/Q</td>
<td>mockingboard/m6522_left/ser.bit_cnt_0_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>mockingboard/m6522_left/ser.shift_clock_s0/Q</td>
<td>mockingboard/m6522_left/ser.shift_clock_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>supersprite/ssp_psg/noise_div_s2/Q</td>
<td>supersprite/ssp_psg/noise_div_s2/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>supersprite/ssp_psg/noise_gen_cnt_0_s1/Q</td>
<td>supersprite/ssp_psg/noise_gen_cnt_0_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>14.898</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.007</td>
<td>3.266</td>
</tr>
<tr>
<td>2</td>
<td>14.898</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.007</td>
<td>3.266</td>
</tr>
<tr>
<td>3</td>
<td>14.898</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/state_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.007</td>
<td>3.266</td>
</tr>
<tr>
<td>4</td>
<td>14.898</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_d1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.007</td>
<td>3.266</td>
</tr>
<tr>
<td>5</td>
<td>14.898</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_START_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.007</td>
<td>3.266</td>
</tr>
<tr>
<td>6</td>
<td>14.898</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TDRE_s1/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.007</td>
<td>3.266</td>
</tr>
<tr>
<td>7</td>
<td>14.898</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>3.263</td>
</tr>
<tr>
<td>8</td>
<td>14.898</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>3.263</td>
</tr>
<tr>
<td>9</td>
<td>14.898</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>3.263</td>
</tr>
<tr>
<td>10</td>
<td>14.898</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>3.263</td>
</tr>
<tr>
<td>11</td>
<td>14.898</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>3.263</td>
</tr>
<tr>
<td>12</td>
<td>14.898</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>3.263</td>
</tr>
<tr>
<td>13</td>
<td>14.898</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>3.263</td>
</tr>
<tr>
<td>14</td>
<td>14.898</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/cycle_5_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>3.263</td>
</tr>
<tr>
<td>15</td>
<td>14.898</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/cycle_6_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>3.263</td>
</tr>
<tr>
<td>16</td>
<td>14.898</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/cycle_7_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>3.263</td>
</tr>
<tr>
<td>17</td>
<td>14.898</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/cycle_8_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>3.263</td>
</tr>
<tr>
<td>18</td>
<td>14.898</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/cycle_9_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>3.263</td>
</tr>
<tr>
<td>19</td>
<td>14.898</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/cycle_10_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>3.263</td>
</tr>
<tr>
<td>20</td>
<td>14.898</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/cycle_11_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>3.263</td>
</tr>
<tr>
<td>21</td>
<td>14.898</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_BUFFER_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>3.263</td>
</tr>
<tr>
<td>22</td>
<td>14.898</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_BUFFER_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>3.263</td>
</tr>
<tr>
<td>23</td>
<td>14.898</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_BUFFER_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>3.263</td>
</tr>
<tr>
<td>24</td>
<td>14.898</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_BUFFER_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>3.263</td>
</tr>
<tr>
<td>25</td>
<td>14.899</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.012</td>
<td>3.261</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.499</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.450</td>
</tr>
<tr>
<td>2</td>
<td>1.499</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.450</td>
</tr>
<tr>
<td>3</td>
<td>1.499</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.450</td>
</tr>
<tr>
<td>4</td>
<td>1.499</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.452</td>
</tr>
<tr>
<td>5</td>
<td>1.499</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.450</td>
</tr>
<tr>
<td>6</td>
<td>1.499</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.450</td>
</tr>
<tr>
<td>7</td>
<td>1.499</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.450</td>
</tr>
<tr>
<td>8</td>
<td>1.499</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/state_0_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.452</td>
</tr>
<tr>
<td>9</td>
<td>1.499</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>1.449</td>
</tr>
<tr>
<td>10</td>
<td>1.499</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.000</td>
<td>1.447</td>
</tr>
<tr>
<td>11</td>
<td>1.499</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.000</td>
<td>1.447</td>
</tr>
<tr>
<td>12</td>
<td>1.499</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>1.449</td>
</tr>
<tr>
<td>13</td>
<td>1.499</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.450</td>
</tr>
<tr>
<td>14</td>
<td>1.499</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>1.449</td>
</tr>
<tr>
<td>15</td>
<td>1.499</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.450</td>
</tr>
<tr>
<td>16</td>
<td>1.499</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/READ_STATE_1_s2/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.000</td>
<td>1.447</td>
</tr>
<tr>
<td>17</td>
<td>1.499</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/RDRF_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.000</td>
<td>1.447</td>
</tr>
<tr>
<td>18</td>
<td>1.499</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CMD_REG_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.450</td>
</tr>
<tr>
<td>19</td>
<td>1.499</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CMD_REG_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.450</td>
</tr>
<tr>
<td>20</td>
<td>1.499</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CMD_REG_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>1.449</td>
</tr>
<tr>
<td>21</td>
<td>1.499</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CMD_REG_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>1.449</td>
</tr>
<tr>
<td>22</td>
<td>1.499</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CTL_REG_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.450</td>
</tr>
<tr>
<td>23</td>
<td>1.499</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CTL_REG_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.450</td>
</tr>
<tr>
<td>24</td>
<td>1.499</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CTL_REG_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.450</td>
</tr>
<tr>
<td>25</td>
<td>1.499</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CTL_REG_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.450</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_3_s</td>
</tr>
<tr>
<td>4</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_4_s</td>
</tr>
<tr>
<td>5</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_7_s</td>
</tr>
<tr>
<td>6</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td>10</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/irq_mask_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td>apple_bus/addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_8_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[1][B]</td>
<td>apple_memory/n51_s6/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C64[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s6/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>6.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C64[0][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n144_s6/I2</td>
</tr>
<tr>
<td>9.044</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n144_s6/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>n144_s5/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>13.783</td>
<td>3.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C55[2][A]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C55[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>14.922</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>mockingboard/m6522_left/irq_mask_6_s6/I3</td>
</tr>
<tr>
<td>15.383</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_mask_6_s6/F</td>
</tr>
<tr>
<td>16.712</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][B]</td>
<td>mockingboard/m6522_left/irq_mask_6_s5/I1</td>
</tr>
<tr>
<td>17.238</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_mask_6_s5/F</td>
</tr>
<tr>
<td>17.376</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/irq_mask_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.455</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>mockingboard/m6522_left/irq_mask_6_s0/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>mockingboard/m6522_left/irq_mask_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.260, 21.155%; route: 11.767, 76.363%; tC2Q: 0.382, 2.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.881</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/irq_mask_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td>apple_bus/addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_8_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[1][B]</td>
<td>apple_memory/n51_s6/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C64[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s6/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>6.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C64[0][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n144_s6/I2</td>
</tr>
<tr>
<td>9.044</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n144_s6/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>n144_s5/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>13.783</td>
<td>3.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C55[2][A]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C55[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>14.922</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>mockingboard/m6522_left/irq_mask_6_s6/I3</td>
</tr>
<tr>
<td>15.383</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_mask_6_s6/F</td>
</tr>
<tr>
<td>16.142</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td>mockingboard/m6522_left/irq_mask_1_s5/I1</td>
</tr>
<tr>
<td>16.557</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_mask_1_s5/F</td>
</tr>
<tr>
<td>17.284</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/irq_mask_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.477</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[2][A]</td>
<td>mockingboard/m6522_left/irq_mask_1_s0/CLK</td>
</tr>
<tr>
<td>20.165</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C43[2][A]</td>
<td>mockingboard/m6522_left/irq_mask_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.149, 20.555%; route: 11.788, 76.948%; tC2Q: 0.382, 2.497%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_reload_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td>apple_bus/addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_8_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[1][B]</td>
<td>apple_memory/n51_s6/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C64[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s6/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>6.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C64[0][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n144_s6/I2</td>
</tr>
<tr>
<td>9.044</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n144_s6/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>n144_s5/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>13.783</td>
<td>3.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C55[2][A]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C55[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>14.462</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C55[0][A]</td>
<td>mockingboard/m6522_left/n713_s4/I3</td>
</tr>
<tr>
<td>14.978</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R25C55[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s4/F</td>
</tr>
<tr>
<td>16.561</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][A]</td>
<td>mockingboard/m6522_left/n1303_s1/I0</td>
</tr>
<tr>
<td>17.082</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1303_s1/F</td>
</tr>
<tr>
<td>17.219</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/tmr_a.timer_a_reload_s8/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.477</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][A]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_reload_s8/CLK</td>
</tr>
<tr>
<td>20.104</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C43[1][A]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_reload_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.310, 21.700%; route: 11.561, 75.793%; tC2Q: 0.382, 2.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/irq_flags_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td>apple_bus/addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_8_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[1][B]</td>
<td>apple_memory/n51_s6/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C64[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s6/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>6.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C64[0][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n144_s6/I2</td>
</tr>
<tr>
<td>9.044</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n144_s6/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>n144_s5/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>13.783</td>
<td>3.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C55[2][A]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C55[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>14.922</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[0][B]</td>
<td>mockingboard/m6522_left/n296_s2/I3</td>
</tr>
<tr>
<td>15.383</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C49[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n296_s2/F</td>
</tr>
<tr>
<td>15.968</td>
<td>0.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C53[3][A]</td>
<td>mockingboard/m6522_left/n195_s27/I2</td>
</tr>
<tr>
<td>16.489</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C53[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n195_s27/F</td>
</tr>
<tr>
<td>16.494</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C53[2][B]</td>
<td>mockingboard/m6522_left/irq_flags_6_s4/I2</td>
</tr>
<tr>
<td>16.956</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C53[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_flags_6_s4/F</td>
</tr>
<tr>
<td>17.093</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C53[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/irq_flags_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.462</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C53[1][A]</td>
<td>mockingboard/m6522_left/irq_flags_6_s1/CLK</td>
</tr>
<tr>
<td>20.151</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C53[1][A]</td>
<td>mockingboard/m6522_left/irq_flags_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.716, 24.566%; route: 11.029, 72.905%; tC2Q: 0.382, 2.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.943, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_a_count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td>apple_bus/addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_8_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[1][B]</td>
<td>apple_memory/n51_s6/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C64[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s6/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>6.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C64[0][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n144_s6/I2</td>
</tr>
<tr>
<td>9.044</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n144_s6/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>n144_s5/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>13.783</td>
<td>3.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C55[2][A]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C55[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>15.057</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[2][B]</td>
<td>mockingboard/m6522_left/n304_s2/I3</td>
</tr>
<tr>
<td>15.518</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R24C49[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n304_s2/F</td>
</tr>
<tr>
<td>16.261</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C54[0][B]</td>
<td>mockingboard/m6522_left/n722_s2/I2</td>
</tr>
<tr>
<td>16.777</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C54[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n722_s2/F</td>
</tr>
<tr>
<td>16.779</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C54[0][A]</td>
<td>mockingboard/m6522_left/n722_s3/I1</td>
</tr>
<tr>
<td>17.296</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C54[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n722_s3/F</td>
</tr>
<tr>
<td>17.296</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C54[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_a_count_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.479</td>
<td>1.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C54[0][A]</td>
<td>mockingboard/m6522_left/timer_a_count_6_s1/CLK</td>
</tr>
<tr>
<td>20.415</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C54[0][A]</td>
<td>mockingboard/m6522_left/timer_a_count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.766, 24.568%; route: 11.181, 72.937%; tC2Q: 0.382, 2.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.960, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/irq_mask_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td>apple_bus/addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_8_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[1][B]</td>
<td>apple_memory/n51_s6/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C64[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s6/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>6.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C64[0][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n144_s6/I2</td>
</tr>
<tr>
<td>9.044</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n144_s6/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>n144_s5/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>13.783</td>
<td>3.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C55[2][A]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C55[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>14.922</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>mockingboard/m6522_left/irq_mask_6_s6/I3</td>
</tr>
<tr>
<td>15.383</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_mask_6_s6/F</td>
</tr>
<tr>
<td>16.334</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>mockingboard/m6522_left/irq_mask_0_s5/I1</td>
</tr>
<tr>
<td>16.796</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_mask_0_s5/F</td>
</tr>
<tr>
<td>16.933</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/irq_mask_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>mockingboard/m6522_left/irq_mask_0_s0/CLK</td>
</tr>
<tr>
<td>20.159</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>mockingboard/m6522_left/irq_mask_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.195, 21.346%; route: 11.390, 76.098%; tC2Q: 0.382, 2.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/irq_mask_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td>apple_bus/addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_8_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[1][B]</td>
<td>apple_memory/n51_s6/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C64[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s6/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>6.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C64[0][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n144_s6/I2</td>
</tr>
<tr>
<td>9.044</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n144_s6/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>n144_s5/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>13.783</td>
<td>3.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C55[2][A]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C55[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>14.922</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>mockingboard/m6522_left/irq_mask_6_s6/I3</td>
</tr>
<tr>
<td>15.383</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_mask_6_s6/F</td>
</tr>
<tr>
<td>16.334</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>mockingboard/m6522_left/irq_mask_3_s5/I1</td>
</tr>
<tr>
<td>16.796</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_mask_3_s5/F</td>
</tr>
<tr>
<td>16.933</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/irq_mask_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>mockingboard/m6522_left/irq_mask_3_s0/CLK</td>
</tr>
<tr>
<td>20.159</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C44[2][A]</td>
<td>mockingboard/m6522_left/irq_mask_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.195, 21.346%; route: 11.390, 76.098%; tC2Q: 0.382, 2.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_a_count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td>apple_bus/addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_8_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[1][B]</td>
<td>apple_memory/n51_s6/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C64[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s6/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>6.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C64[0][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n144_s6/I2</td>
</tr>
<tr>
<td>9.044</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n144_s6/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>n144_s5/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>13.783</td>
<td>3.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C55[2][A]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C55[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>15.057</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[2][B]</td>
<td>mockingboard/m6522_left/n304_s2/I3</td>
</tr>
<tr>
<td>15.518</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R24C49[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n304_s2/F</td>
</tr>
<tr>
<td>15.921</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[2][B]</td>
<td>mockingboard/m6522_left/n721_s1/I2</td>
</tr>
<tr>
<td>16.447</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C52[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n721_s1/F</td>
</tr>
<tr>
<td>16.639</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][B]</td>
<td>mockingboard/m6522_left/n721_s0/I0</td>
</tr>
<tr>
<td>17.166</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n721_s0/F</td>
</tr>
<tr>
<td>17.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_a_count_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.481</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][B]</td>
<td>mockingboard/m6522_left/timer_a_count_7_s1/CLK</td>
</tr>
<tr>
<td>20.417</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C54[0][B]</td>
<td>mockingboard/m6522_left/timer_a_count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.786, 24.910%; route: 11.031, 72.574%; tC2Q: 0.382, 2.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.962, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_a_count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td>apple_bus/addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_8_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[1][B]</td>
<td>apple_memory/n51_s6/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C64[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s6/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>6.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C64[0][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n144_s6/I2</td>
</tr>
<tr>
<td>9.044</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n144_s6/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>n144_s5/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>13.783</td>
<td>3.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C55[2][A]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C55[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>15.057</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[2][B]</td>
<td>mockingboard/m6522_left/n304_s2/I3</td>
</tr>
<tr>
<td>15.518</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R24C49[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n304_s2/F</td>
</tr>
<tr>
<td>15.921</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[0][B]</td>
<td>mockingboard/m6522_left/n724_s1/I2</td>
</tr>
<tr>
<td>16.447</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C52[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n724_s1/F</td>
</tr>
<tr>
<td>16.604</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C53[1][B]</td>
<td>mockingboard/m6522_left/n724_s0/I0</td>
</tr>
<tr>
<td>17.121</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C53[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n724_s0/F</td>
</tr>
<tr>
<td>17.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C53[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_a_count_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C53[1][B]</td>
<td>mockingboard/m6522_left/timer_a_count_4_s1/CLK</td>
</tr>
<tr>
<td>20.408</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C53[1][B]</td>
<td>mockingboard/m6522_left/timer_a_count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.776, 24.918%; route: 10.996, 72.559%; tC2Q: 0.382, 2.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_may_interrupt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td>apple_bus/addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_8_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[1][B]</td>
<td>apple_memory/n51_s6/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C64[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s6/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>6.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C64[0][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n144_s6/I2</td>
</tr>
<tr>
<td>9.044</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n144_s6/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>n144_s5/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>13.783</td>
<td>3.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C55[2][A]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C55[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>14.462</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C55[0][A]</td>
<td>mockingboard/m6522_left/n713_s4/I3</td>
</tr>
<tr>
<td>14.978</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R25C55[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s4/F</td>
</tr>
<tr>
<td>16.561</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td>mockingboard/m6522_left/n736_s1/I2</td>
</tr>
<tr>
<td>17.087</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n736_s1/F</td>
</tr>
<tr>
<td>17.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/tmr_a.timer_a_may_interrupt_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.477</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_may_interrupt_s0/CLK</td>
</tr>
<tr>
<td>20.413</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C43[0][A]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_may_interrupt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.315, 21.923%; route: 11.424, 75.548%; tC2Q: 0.382, 2.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_a_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td>apple_bus/addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_8_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[1][B]</td>
<td>apple_memory/n51_s6/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C64[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s6/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>6.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C64[0][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n144_s6/I2</td>
</tr>
<tr>
<td>9.044</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n144_s6/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>n144_s5/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>13.783</td>
<td>3.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C55[2][A]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C55[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>15.057</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[2][B]</td>
<td>mockingboard/m6522_left/n304_s2/I3</td>
</tr>
<tr>
<td>15.518</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R24C49[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n304_s2/F</td>
</tr>
<tr>
<td>16.258</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C53[3][A]</td>
<td>mockingboard/m6522_left/n726_s1/I2</td>
</tr>
<tr>
<td>16.548</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C53[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n726_s1/F</td>
</tr>
<tr>
<td>16.553</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C53[1][B]</td>
<td>mockingboard/m6522_left/n726_s0/I0</td>
</tr>
<tr>
<td>17.014</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C53[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n726_s0/F</td>
</tr>
<tr>
<td>17.014</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C53[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_a_count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.469</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C53[1][B]</td>
<td>mockingboard/m6522_left/timer_a_count_2_s1/CLK</td>
</tr>
<tr>
<td>20.405</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C53[1][B]</td>
<td>mockingboard/m6522_left/timer_a_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.485, 23.158%; route: 11.181, 74.300%; tC2Q: 0.382, 2.542%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_a_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td>apple_bus/addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_8_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[1][B]</td>
<td>apple_memory/n51_s6/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C64[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s6/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>6.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C64[0][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n144_s6/I2</td>
</tr>
<tr>
<td>9.044</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n144_s6/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>n144_s5/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>13.783</td>
<td>3.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C55[2][A]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C55[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>15.057</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[2][B]</td>
<td>mockingboard/m6522_left/n304_s2/I3</td>
</tr>
<tr>
<td>15.518</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R24C49[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n304_s2/F</td>
</tr>
<tr>
<td>16.258</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C53[2][A]</td>
<td>mockingboard/m6522_left/n725_s2/I2</td>
</tr>
<tr>
<td>16.521</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n725_s2/F</td>
</tr>
<tr>
<td>16.523</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][B]</td>
<td>mockingboard/m6522_left/n725_s3/I1</td>
</tr>
<tr>
<td>16.984</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n725_s3/F</td>
</tr>
<tr>
<td>16.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_a_count_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.469</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C53[0][B]</td>
<td>mockingboard/m6522_left/timer_a_count_3_s1/CLK</td>
</tr>
<tr>
<td>20.405</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C53[0][B]</td>
<td>mockingboard/m6522_left/timer_a_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.458, 23.021%; route: 11.179, 74.432%; tC2Q: 0.382, 2.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td>apple_bus/addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_8_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[1][B]</td>
<td>apple_memory/n51_s6/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C64[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s6/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>6.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C64[0][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n144_s6/I2</td>
</tr>
<tr>
<td>9.044</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n144_s6/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>n144_s5/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>13.068</td>
<td>2.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I3</td>
</tr>
<tr>
<td>13.358</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C52[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>13.744</td>
<td>0.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C49[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s4/I3</td>
</tr>
<tr>
<td>14.159</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R24C49[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>15.084</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][B]</td>
<td>mockingboard/m6522_left/n890_s6/I1</td>
</tr>
<tr>
<td>15.601</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R23C44[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n890_s6/F</td>
</tr>
<tr>
<td>15.763</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>16.178</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R23C45[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>16.728</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.467</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[0][B]</td>
<td>mockingboard/m6522_left/timer_b_count_1_s1/CLK</td>
</tr>
<tr>
<td>20.156</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C44[0][B]</td>
<td>mockingboard/m6522_left/timer_b_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.392, 22.981%; route: 10.988, 74.428%; tC2Q: 0.382, 2.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td>apple_bus/addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_8_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[1][B]</td>
<td>apple_memory/n51_s6/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C64[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s6/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>6.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C64[0][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n144_s6/I2</td>
</tr>
<tr>
<td>9.044</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n144_s6/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>n144_s5/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>13.068</td>
<td>2.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I3</td>
</tr>
<tr>
<td>13.358</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C52[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>13.744</td>
<td>0.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C49[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s4/I3</td>
</tr>
<tr>
<td>14.159</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R24C49[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>15.084</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][B]</td>
<td>mockingboard/m6522_left/n890_s6/I1</td>
</tr>
<tr>
<td>15.601</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R23C44[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n890_s6/F</td>
</tr>
<tr>
<td>15.763</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>16.178</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R23C45[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>16.728</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.467</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>mockingboard/m6522_left/timer_b_count_2_s1/CLK</td>
</tr>
<tr>
<td>20.156</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C44[1][B]</td>
<td>mockingboard/m6522_left/timer_b_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.392, 22.981%; route: 10.988, 74.428%; tC2Q: 0.382, 2.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td>apple_bus/addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_8_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[1][B]</td>
<td>apple_memory/n51_s6/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C64[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s6/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>6.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C64[0][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n144_s6/I2</td>
</tr>
<tr>
<td>9.044</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n144_s6/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>n144_s5/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>13.068</td>
<td>2.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I3</td>
</tr>
<tr>
<td>13.358</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C52[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>13.744</td>
<td>0.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C49[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s4/I3</td>
</tr>
<tr>
<td>14.159</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R24C49[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>15.084</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][B]</td>
<td>mockingboard/m6522_left/n890_s6/I1</td>
</tr>
<tr>
<td>15.601</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R23C44[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n890_s6/F</td>
</tr>
<tr>
<td>15.763</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>16.178</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R23C45[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>16.728</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.467</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>mockingboard/m6522_left/timer_b_count_3_s1/CLK</td>
</tr>
<tr>
<td>20.156</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C44[1][A]</td>
<td>mockingboard/m6522_left/timer_b_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.392, 22.981%; route: 10.988, 74.428%; tC2Q: 0.382, 2.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_a_count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td>apple_bus/addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_8_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[1][B]</td>
<td>apple_memory/n51_s6/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C64[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s6/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>6.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C64[0][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n144_s6/I2</td>
</tr>
<tr>
<td>9.044</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n144_s6/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>n144_s5/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>13.783</td>
<td>3.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C55[2][A]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C55[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>15.057</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[2][B]</td>
<td>mockingboard/m6522_left/n304_s2/I3</td>
</tr>
<tr>
<td>15.518</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R24C49[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n304_s2/F</td>
</tr>
<tr>
<td>15.921</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C53[2][B]</td>
<td>mockingboard/m6522_left/n723_s1/I2</td>
</tr>
<tr>
<td>16.447</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C53[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n723_s1/F</td>
</tr>
<tr>
<td>16.449</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C53[1][A]</td>
<td>mockingboard/m6522_left/n723_s0/I0</td>
</tr>
<tr>
<td>16.976</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C53[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n723_s0/F</td>
</tr>
<tr>
<td>16.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C53[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_a_count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C53[1][A]</td>
<td>mockingboard/m6522_left/timer_a_count_5_s1/CLK</td>
</tr>
<tr>
<td>20.408</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C53[1][A]</td>
<td>mockingboard/m6522_left/timer_a_count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.786, 25.225%; route: 10.841, 72.227%; tC2Q: 0.382, 2.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.398</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/irq_flags_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td>apple_bus/addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_8_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[1][B]</td>
<td>apple_memory/n51_s6/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C64[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s6/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>6.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C64[0][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n144_s6/I2</td>
</tr>
<tr>
<td>9.044</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n144_s6/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>n144_s5/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>13.783</td>
<td>3.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C55[2][A]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C55[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>14.922</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[0][B]</td>
<td>mockingboard/m6522_left/n296_s2/I3</td>
</tr>
<tr>
<td>15.383</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C49[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n296_s2/F</td>
</tr>
<tr>
<td>15.968</td>
<td>0.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C53[3][A]</td>
<td>mockingboard/m6522_left/n195_s27/I2</td>
</tr>
<tr>
<td>16.489</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C53[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n195_s27/F</td>
</tr>
<tr>
<td>16.912</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C53[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/irq_flags_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.462</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C53[1][A]</td>
<td>mockingboard/m6522_left/irq_flags_6_s1/CLK</td>
</tr>
<tr>
<td>20.398</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C53[1][A]</td>
<td>mockingboard/m6522_left/irq_flags_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.255, 21.778%; route: 11.309, 75.663%; tC2Q: 0.382, 2.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.943, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_a_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td>apple_bus/addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_8_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[1][B]</td>
<td>apple_memory/n51_s6/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C64[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s6/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>6.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C64[0][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n144_s6/I2</td>
</tr>
<tr>
<td>9.044</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n144_s6/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>n144_s5/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>13.783</td>
<td>3.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C55[2][A]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C55[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>15.057</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[2][B]</td>
<td>mockingboard/m6522_left/n304_s2/I3</td>
</tr>
<tr>
<td>15.518</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R24C49[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n304_s2/F</td>
</tr>
<tr>
<td>15.921</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C53[2][A]</td>
<td>mockingboard/m6522_left/n727_s1/I2</td>
</tr>
<tr>
<td>16.447</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C53[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n727_s1/F</td>
</tr>
<tr>
<td>16.449</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C53[0][A]</td>
<td>mockingboard/m6522_left/n727_s0/I0</td>
</tr>
<tr>
<td>16.911</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C53[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n727_s0/F</td>
</tr>
<tr>
<td>16.911</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C53[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_a_count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C53[0][A]</td>
<td>mockingboard/m6522_left/timer_a_count_1_s1/CLK</td>
</tr>
<tr>
<td>20.408</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C53[0][A]</td>
<td>mockingboard/m6522_left/timer_a_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.721, 24.900%; route: 10.841, 72.541%; tC2Q: 0.382, 2.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/pio_i.ddra_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td>apple_bus/addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_8_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[1][B]</td>
<td>apple_memory/n51_s6/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C64[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s6/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>6.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C64[0][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n144_s6/I2</td>
</tr>
<tr>
<td>9.044</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n144_s6/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>n144_s5/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>13.783</td>
<td>3.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C55[2][A]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C55[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>14.654</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C54[3][B]</td>
<td>mockingboard/m6522_left/n265_s1/I3</td>
</tr>
<tr>
<td>15.152</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R25C54[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s1/F</td>
</tr>
<tr>
<td>16.652</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/pio_i.ddra_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.477</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[0][A]</td>
<td>mockingboard/m6522_left/pio_i.ddra_0_s0/CLK</td>
</tr>
<tr>
<td>20.165</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C49[0][A]</td>
<td>mockingboard/m6522_left/pio_i.ddra_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.770, 18.861%; route: 11.534, 78.534%; tC2Q: 0.382, 2.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/pio_i.ddra_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td>apple_bus/addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_8_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[1][B]</td>
<td>apple_memory/n51_s6/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C64[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s6/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>6.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C64[0][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n144_s6/I2</td>
</tr>
<tr>
<td>9.044</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n144_s6/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>n144_s5/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>13.783</td>
<td>3.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C55[2][A]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C55[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>14.654</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C54[3][B]</td>
<td>mockingboard/m6522_left/n265_s1/I3</td>
</tr>
<tr>
<td>15.152</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R25C54[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s1/F</td>
</tr>
<tr>
<td>16.652</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/pio_i.ddra_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.477</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[1][A]</td>
<td>mockingboard/m6522_left/pio_i.ddra_2_s0/CLK</td>
</tr>
<tr>
<td>20.165</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C49[1][A]</td>
<td>mockingboard/m6522_left/pio_i.ddra_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.770, 18.861%; route: 11.534, 78.534%; tC2Q: 0.382, 2.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/pio_i.ddra_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td>apple_bus/addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_8_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[1][B]</td>
<td>apple_memory/n51_s6/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C64[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s6/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>6.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C64[0][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n144_s6/I2</td>
</tr>
<tr>
<td>9.044</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n144_s6/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>n144_s5/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>13.783</td>
<td>3.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C55[2][A]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C55[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>14.654</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C54[3][B]</td>
<td>mockingboard/m6522_left/n265_s1/I3</td>
</tr>
<tr>
<td>15.152</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R25C54[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s1/F</td>
</tr>
<tr>
<td>16.652</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/pio_i.ddra_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.477</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[1][B]</td>
<td>mockingboard/m6522_left/pio_i.ddra_4_s0/CLK</td>
</tr>
<tr>
<td>20.165</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C49[1][B]</td>
<td>mockingboard/m6522_left/pio_i.ddra_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.770, 18.861%; route: 11.534, 78.534%; tC2Q: 0.382, 2.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td>apple_bus/addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_8_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[1][B]</td>
<td>apple_memory/n51_s6/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C64[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s6/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>6.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C64[0][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n144_s6/I2</td>
</tr>
<tr>
<td>9.044</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n144_s6/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>n144_s5/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>13.068</td>
<td>2.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s5/I3</td>
</tr>
<tr>
<td>13.358</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R24C52[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s5/F</td>
</tr>
<tr>
<td>13.744</td>
<td>0.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C49[3][A]</td>
<td>mockingboard/m6522_left/write_t2c_h_s4/I3</td>
</tr>
<tr>
<td>14.159</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R24C49[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s4/F</td>
</tr>
<tr>
<td>15.084</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][B]</td>
<td>mockingboard/m6522_left/n890_s6/I1</td>
</tr>
<tr>
<td>15.601</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R23C44[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n890_s6/F</td>
</tr>
<tr>
<td>15.763</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>16.178</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R23C45[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>16.626</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.486</td>
<td>1.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[2][A]</td>
<td>mockingboard/m6522_left/timer_b_count_5_s1/CLK</td>
</tr>
<tr>
<td>20.175</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C46[2][A]</td>
<td>mockingboard/m6522_left/timer_b_count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.392, 23.141%; route: 10.885, 74.250%; tC2Q: 0.382, 2.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.967, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.398</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_a_count_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td>apple_bus/addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_8_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[1][B]</td>
<td>apple_memory/n51_s6/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C64[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s6/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>6.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C64[0][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n144_s6/I2</td>
</tr>
<tr>
<td>9.044</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n144_s6/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>n144_s5/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>13.783</td>
<td>3.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C55[2][A]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C55[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>14.462</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C55[0][A]</td>
<td>mockingboard/m6522_left/n713_s4/I3</td>
</tr>
<tr>
<td>14.978</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R25C55[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s4/F</td>
</tr>
<tr>
<td>16.313</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][B]</td>
<td>mockingboard/m6522_left/n713_s0/I2</td>
</tr>
<tr>
<td>16.829</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s0/F</td>
</tr>
<tr>
<td>16.829</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_a_count_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.462</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][B]</td>
<td>mockingboard/m6522_left/timer_a_count_15_s1/CLK</td>
</tr>
<tr>
<td>20.398</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C43[0][B]</td>
<td>mockingboard/m6522_left/timer_a_count_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.305, 22.235%; route: 11.176, 75.191%; tC2Q: 0.382, 2.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.943, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/irq_mask_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td>apple_bus/addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_8_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[1][B]</td>
<td>apple_memory/n51_s6/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C64[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s6/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>6.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C64[0][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n144_s6/I2</td>
</tr>
<tr>
<td>9.044</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n144_s6/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>n144_s5/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>13.783</td>
<td>3.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C55[2][A]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C55[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>14.922</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>mockingboard/m6522_left/irq_mask_6_s6/I3</td>
</tr>
<tr>
<td>15.383</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_mask_6_s6/F</td>
</tr>
<tr>
<td>15.926</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[3][B]</td>
<td>mockingboard/m6522_left/irq_mask_2_s5/I1</td>
</tr>
<tr>
<td>16.447</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C50[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_mask_2_s5/F</td>
</tr>
<tr>
<td>16.584</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/irq_mask_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.489</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[2][A]</td>
<td>mockingboard/m6522_left/irq_mask_2_s0/CLK</td>
</tr>
<tr>
<td>20.177</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C50[2][A]</td>
<td>mockingboard/m6522_left/irq_mask_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.255, 22.266%; route: 10.981, 75.118%; tC2Q: 0.382, 2.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.970, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/irq_mask_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td>apple_bus/addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_8_s0/Q</td>
</tr>
<tr>
<td>5.943</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[1][B]</td>
<td>apple_memory/n51_s6/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C64[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n51_s6/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>6.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C64[0][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>8.583</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n144_s6/I2</td>
</tr>
<tr>
<td>9.044</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n144_s6/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>n144_s5/I2</td>
</tr>
<tr>
<td>10.186</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>13.783</td>
<td>3.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C55[2][A]</td>
<td>mockingboard/m6522_left/n265_s3/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C55[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n265_s3/F</td>
</tr>
<tr>
<td>14.922</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][B]</td>
<td>mockingboard/m6522_left/irq_mask_6_s6/I3</td>
</tr>
<tr>
<td>15.383</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R24C49[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_mask_6_s6/F</td>
</tr>
<tr>
<td>15.926</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[3][A]</td>
<td>mockingboard/m6522_left/irq_mask_5_s5/I1</td>
</tr>
<tr>
<td>16.447</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C50[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_mask_5_s5/F</td>
</tr>
<tr>
<td>16.584</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/irq_mask_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.489</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[1][A]</td>
<td>mockingboard/m6522_left/irq_mask_5_s0/CLK</td>
</tr>
<tr>
<td>20.177</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C50[1][A]</td>
<td>mockingboard/m6522_left/irq_mask_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.255, 22.266%; route: 10.981, 75.118%; tC2Q: 0.382, 2.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.970, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>esp32_spi_connector/proto/mem_wr_data_7_s0/CLK</td>
</tr>
<tr>
<td>0.838</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_7_s0/Q</td>
</tr>
<tr>
<td>0.872</td>
<td>0.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.729</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.034, 19.429%; tC2Q: 0.141, 80.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>esp32_spi_connector/proto/mem_wr_data_4_s0/CLK</td>
</tr>
<tr>
<td>0.841</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_4_s0/Q</td>
</tr>
<tr>
<td>0.934</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.729</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>esp32_spi_connector/proto/mem_wr_data_0_s0/CLK</td>
</tr>
<tr>
<td>0.841</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_0_s0/Q</td>
</tr>
<tr>
<td>0.934</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.729</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>esp32_spi_connector/proto/mem_wr_data_5_s0/CLK</td>
</tr>
<tr>
<td>0.838</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_5_s0/Q</td>
</tr>
<tr>
<td>0.935</td>
<td>0.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.729</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.097, 40.756%; tC2Q: 0.141, 59.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>esp32_spi_connector/proto/mem_wr_data_3_s0/CLK</td>
</tr>
<tr>
<td>0.838</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_3_s0/Q</td>
</tr>
<tr>
<td>0.935</td>
<td>0.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.729</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.097, 40.756%; tC2Q: 0.141, 59.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>esp32_spi_connector/proto/mem_wr_data_2_s0/CLK</td>
</tr>
<tr>
<td>0.838</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_2_s0/Q</td>
</tr>
<tr>
<td>0.935</td>
<td>0.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.729</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.097, 40.756%; tC2Q: 0.141, 59.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.686</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_0_s0/CLK</td>
</tr>
<tr>
<td>0.827</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C38[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_sprites/x_read_addr_0_s0/Q</td>
</tr>
<tr>
<td>0.950</td>
<td>0.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.731</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 46.591%; tC2Q: 0.141, 53.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.706</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[3][A]</td>
<td>esp32_spi_connector/proto/mem_wr_addr_1_s0/CLK</td>
</tr>
<tr>
<td>0.850</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C9[3][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_addr_1_s0/Q</td>
</tr>
<tr>
<td>0.949</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.729</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.706, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.099, 40.741%; tC2Q: 0.144, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>esp32_spi_connector/proto/mem_wr_data_1_s0/CLK</td>
</tr>
<tr>
<td>0.841</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_1_s0/Q</td>
</tr>
<tr>
<td>0.976</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.729</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 48.387%; tC2Q: 0.144, 51.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.694</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_8_s0/CLK</td>
</tr>
<tr>
<td>0.838</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R32C38[2][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_sprites/x_read_addr_8_s0/Q</td>
</tr>
<tr>
<td>0.989</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.731</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.151, 51.186%; tC2Q: 0.144, 48.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_rd_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.707</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>esp32_spi_connector/proto/mem_rd_addr_7_s0/CLK</td>
</tr>
<tr>
<td>0.851</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_rd_addr_7_s0/Q</td>
</tr>
<tr>
<td>0.992</td>
<td>0.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.731</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.141, 49.474%; tC2Q: 0.144, 50.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1684</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C63[1][A]</td>
<td>apple_video/video_address_o_11_s0/CLK</td>
</tr>
<tr>
<td>0.839</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R16C63[1][A]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_11_s0/Q</td>
</tr>
<tr>
<td>1.029</td>
<td>0.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[19]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[19]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>0.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td>0.766</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[19]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 56.886%; tC2Q: 0.144, 43.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1684</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C63[1][A]</td>
<td>apple_video/video_address_o_11_s0/CLK</td>
</tr>
<tr>
<td>0.839</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R16C63[1][A]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_11_s0/Q</td>
</tr>
<tr>
<td>1.038</td>
<td>0.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.735</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td>0.770</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[20]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.199, 58.017%; tC2Q: 0.144, 41.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.694</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/x_read_addr_8_s0/CLK</td>
</tr>
<tr>
<td>0.838</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R32C38[2][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_sprites/x_read_addr_8_s0/Q</td>
</tr>
<tr>
<td>0.999</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.692</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.727</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.161, 52.787%; tC2Q: 0.144, 47.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1684</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.712</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>0.853</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C62[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
</tr>
<tr>
<td>0.859</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C62[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n29_s2/I0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C62[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n29_s2/F</td>
</tr>
<tr>
<td>1.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C62[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1684</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.712</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C62[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>0.737</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C62[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/cy_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/cy_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1684</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C72[1][A]</td>
<td>hdmi/cy_2_s1/CLK</td>
</tr>
<tr>
<td>0.843</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R36C72[1][A]</td>
<td style=" font-weight:bold;">hdmi/cy_2_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C72[1][A]</td>
<td>hdmi/n348_s3/I3</td>
</tr>
<tr>
<td>1.002</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C72[1][A]</td>
<td style=" background: #97FFFF;">hdmi/n348_s3/F</td>
</tr>
<tr>
<td>1.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C72[1][A]</td>
<td style=" font-weight:bold;">hdmi/cy_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1684</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C72[1][A]</td>
<td>hdmi/cy_2_s1/CLK</td>
</tr>
<tr>
<td>0.727</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C72[1][A]</td>
<td>hdmi/cy_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_out/cnt_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/cnt_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1684</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[1][A]</td>
<td>audio_out/cnt_7_s2/CLK</td>
</tr>
<tr>
<td>0.843</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C84[1][A]</td>
<td style=" font-weight:bold;">audio_out/cnt_7_s2/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C84[1][A]</td>
<td>audio_out/n63_s3/I0</td>
</tr>
<tr>
<td>1.002</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C84[1][A]</td>
<td style=" background: #97FFFF;">audio_out/n63_s3/F</td>
</tr>
<tr>
<td>1.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C84[1][A]</td>
<td style=" font-weight:bold;">audio_out/cnt_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1684</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[1][A]</td>
<td>audio_out/cnt_7_s2/CLK</td>
</tr>
<tr>
<td>0.727</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C84[1][A]</td>
<td>audio_out/cnt_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[10]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[10]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C48[0][A]</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[10]_s0/CLK</td>
</tr>
<tr>
<td>0.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C48[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[10]_s0/Q</td>
</tr>
<tr>
<td>0.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C48[0][A]</td>
<td>mockingboard/psg_left/n2655_s1/I2</td>
</tr>
<tr>
<td>1.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C48[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_left/n2655_s1/F</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C48[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[10]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C48[0][A]</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[10]_s0/CLK</td>
</tr>
<tr>
<td>0.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C48[0][A]</td>
<td>mockingboard/psg_left/tone_gen_cnt_tone_gen_cnt_RAMREG_2_G[10]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_left/env_inc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_left/env_inc_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[0][A]</td>
<td>mockingboard/psg_left/env_inc_s1/CLK</td>
</tr>
<tr>
<td>0.842</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C53[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/env_inc_s1/Q</td>
</tr>
<tr>
<td>0.848</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C53[0][A]</td>
<td>mockingboard/psg_left/n1604_s5/I1</td>
</tr>
<tr>
<td>1.001</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C53[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_left/n1604_s5/F</td>
</tr>
<tr>
<td>1.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C53[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/env_inc_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[0][A]</td>
<td>mockingboard/psg_left/env_inc_s1/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C53[0][A]</td>
<td>mockingboard/psg_left/env_inc_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_left/tone_gen_op_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_left/tone_gen_op_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C52[1][A]</td>
<td>mockingboard/psg_left/tone_gen_op_2_s0/CLK</td>
</tr>
<tr>
<td>0.852</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C52[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/tone_gen_op_2_s0/Q</td>
</tr>
<tr>
<td>0.858</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C52[1][A]</td>
<td>mockingboard/psg_left/n1233_s0/I1</td>
</tr>
<tr>
<td>1.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C52[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_left/n1233_s0/F</td>
</tr>
<tr>
<td>1.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C52[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/tone_gen_op_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C52[1][A]</td>
<td>mockingboard/psg_left/tone_gen_op_2_s0/CLK</td>
</tr>
<tr>
<td>0.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C52[1][A]</td>
<td>mockingboard/psg_left/tone_gen_op_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_toggle_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_toggle_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.707</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_toggle_s6/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C52[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/tmr_a.timer_a_toggle_s6/Q</td>
</tr>
<tr>
<td>0.854</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td>mockingboard/m6522_left/n734_s4/I1</td>
</tr>
<tr>
<td>1.007</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n734_s4/F</td>
</tr>
<tr>
<td>1.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/tmr_a.timer_a_toggle_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.707</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C52[0][A]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_toggle_s6/CLK</td>
</tr>
<tr>
<td>0.732</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C52[0][A]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_toggle_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.734</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_left/ser.bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/ser.bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.709</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[0][A]</td>
<td>mockingboard/m6522_left/ser.bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.850</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R24C44[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/ser.bit_cnt_0_s0/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[0][A]</td>
<td>mockingboard/m6522_left/n1077_s1/I1</td>
</tr>
<tr>
<td>1.009</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C44[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n1077_s1/F</td>
</tr>
<tr>
<td>1.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/ser.bit_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.709</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[0][A]</td>
<td>mockingboard/m6522_left/ser.bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.734</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C44[0][A]</td>
<td>mockingboard/m6522_left/ser.bit_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.709, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.709, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_left/ser.shift_clock_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/ser.shift_clock_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[0][A]</td>
<td>mockingboard/m6522_left/ser.shift_clock_s0/CLK</td>
</tr>
<tr>
<td>0.842</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R27C45[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/ser.shift_clock_s0/Q</td>
</tr>
<tr>
<td>0.848</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C45[0][A]</td>
<td>mockingboard/m6522_left/n959_s1/I1</td>
</tr>
<tr>
<td>1.001</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C45[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n959_s1/F</td>
</tr>
<tr>
<td>1.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C45[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/ser.shift_clock_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[0][A]</td>
<td>mockingboard/m6522_left/ser.shift_clock_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C45[0][A]</td>
<td>mockingboard/m6522_left/ser.shift_clock_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.734</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/noise_div_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/noise_div_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.709</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[1][A]</td>
<td>supersprite/ssp_psg/noise_div_s2/CLK</td>
</tr>
<tr>
<td>0.850</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R6C12[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/noise_div_s2/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[1][A]</td>
<td>supersprite/ssp_psg/n925_s3/I2</td>
</tr>
<tr>
<td>1.009</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C12[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n925_s3/F</td>
</tr>
<tr>
<td>1.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/noise_div_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.709</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[1][A]</td>
<td>supersprite/ssp_psg/noise_div_s2/CLK</td>
</tr>
<tr>
<td>0.734</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C12[1][A]</td>
<td>supersprite/ssp_psg/noise_div_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.709, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.709, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/noise_gen_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/noise_gen_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.707</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>supersprite/ssp_psg/noise_gen_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C12[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/noise_gen_cnt_0_s1/Q</td>
</tr>
<tr>
<td>0.854</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>supersprite/ssp_psg/n950_s3/I2</td>
</tr>
<tr>
<td>1.007</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n950_s3/F</td>
</tr>
<tr>
<td>1.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/noise_gen_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.707</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>supersprite/ssp_psg/noise_gen_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.732</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>supersprite/ssp_psg/noise_gen_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.961</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.861</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>5.227</td>
<td>2.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C28[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[0][A]</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0/CLK</td>
</tr>
<tr>
<td>20.125</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C28[0][A]</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 11.634%; route: 2.504, 76.655%; tC2Q: 0.382, 11.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.961</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.861</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>5.227</td>
<td>2.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C36[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_d0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0/CLK</td>
</tr>
<tr>
<td>20.125</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C36[0][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 11.634%; route: 2.504, 76.655%; tC2Q: 0.382, 11.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.961</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.861</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>5.227</td>
<td>2.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C36[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[1][B]</td>
<td>superserial/COM2/uart_rx_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>20.125</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C36[1][B]</td>
<td>superserial/COM2/uart_rx_inst/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 11.634%; route: 2.504, 76.655%; tC2Q: 0.382, 11.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_d1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.961</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.861</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>5.227</td>
<td>2.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_d1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_d1_s0/CLK</td>
</tr>
<tr>
<td>20.125</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_d1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 11.634%; route: 2.504, 76.655%; tC2Q: 0.382, 11.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_START_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.961</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.861</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>5.227</td>
<td>2.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C24[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_START_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C24[2][A]</td>
<td>superserial/COM2/TX_START_s1/CLK</td>
</tr>
<tr>
<td>20.125</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C24[2][A]</td>
<td>superserial/COM2/TX_START_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 11.634%; route: 2.504, 76.655%; tC2Q: 0.382, 11.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TDRE_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.961</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.861</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>5.227</td>
<td>2.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C24[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TDRE_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.472</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C24[1][A]</td>
<td>superserial/COM2/TDRE_s1/CLK</td>
</tr>
<tr>
<td>20.125</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C24[1][A]</td>
<td>superserial/COM2/TDRE_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 11.634%; route: 2.504, 76.655%; tC2Q: 0.382, 11.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.961</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.861</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>5.224</td>
<td>2.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[3][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C28[3][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 11.644%; route: 2.501, 76.635%; tC2Q: 0.382, 11.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.961</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.861</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>5.224</td>
<td>2.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[2][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C28[2][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 11.644%; route: 2.501, 76.635%; tC2Q: 0.382, 11.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.961</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.861</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>5.224</td>
<td>2.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_3_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C28[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 11.644%; route: 2.501, 76.635%; tC2Q: 0.382, 11.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.961</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.861</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>5.224</td>
<td>2.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_4_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[1][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C28[1][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 11.644%; route: 2.501, 76.635%; tC2Q: 0.382, 11.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.961</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.861</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>5.224</td>
<td>2.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_5_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[1][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C28[1][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 11.644%; route: 2.501, 76.635%; tC2Q: 0.382, 11.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.961</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.861</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>5.224</td>
<td>2.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[0][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C28[0][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 11.644%; route: 2.501, 76.635%; tC2Q: 0.382, 11.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.961</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.861</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>5.224</td>
<td>2.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C28[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 11.644%; route: 2.501, 76.635%; tC2Q: 0.382, 11.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.961</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.861</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>5.224</td>
<td>2.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_5_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td>superserial/COM2/cycle_5_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C32[0][A]</td>
<td>superserial/COM2/cycle_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 11.644%; route: 2.501, 76.635%; tC2Q: 0.382, 11.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.961</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.861</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>5.224</td>
<td>2.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C32[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][B]</td>
<td>superserial/COM2/cycle_6_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C32[0][B]</td>
<td>superserial/COM2/cycle_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 11.644%; route: 2.501, 76.635%; tC2Q: 0.382, 11.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.961</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.861</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>5.224</td>
<td>2.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C32[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_7_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][A]</td>
<td>superserial/COM2/cycle_7_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C32[1][A]</td>
<td>superserial/COM2/cycle_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 11.644%; route: 2.501, 76.635%; tC2Q: 0.382, 11.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.961</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.861</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>5.224</td>
<td>2.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C32[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_8_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][B]</td>
<td>superserial/COM2/cycle_8_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C32[1][B]</td>
<td>superserial/COM2/cycle_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 11.644%; route: 2.501, 76.635%; tC2Q: 0.382, 11.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.961</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.861</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>5.224</td>
<td>2.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td>superserial/COM2/cycle_9_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C32[2][A]</td>
<td>superserial/COM2/cycle_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 11.644%; route: 2.501, 76.635%; tC2Q: 0.382, 11.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.961</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.861</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>5.224</td>
<td>2.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C32[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_10_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][B]</td>
<td>superserial/COM2/cycle_10_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C32[2][B]</td>
<td>superserial/COM2/cycle_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 11.644%; route: 2.501, 76.635%; tC2Q: 0.382, 11.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.961</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.861</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>5.224</td>
<td>2.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C32[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[3][A]</td>
<td>superserial/COM2/cycle_11_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C32[3][A]</td>
<td>superserial/COM2/cycle_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 11.644%; route: 2.501, 76.635%; tC2Q: 0.382, 11.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.961</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.861</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>5.224</td>
<td>2.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C24[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[2][A]</td>
<td>superserial/COM2/TX_BUFFER_0_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C24[2][A]</td>
<td>superserial/COM2/TX_BUFFER_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 11.644%; route: 2.501, 76.635%; tC2Q: 0.382, 11.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.961</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.861</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>5.224</td>
<td>2.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C24[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[2][B]</td>
<td>superserial/COM2/TX_BUFFER_1_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C24[2][B]</td>
<td>superserial/COM2/TX_BUFFER_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 11.644%; route: 2.501, 76.635%; tC2Q: 0.382, 11.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.961</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.861</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>5.224</td>
<td>2.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C24[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][A]</td>
<td>superserial/COM2/TX_BUFFER_4_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C24[0][A]</td>
<td>superserial/COM2/TX_BUFFER_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 11.644%; route: 2.501, 76.635%; tC2Q: 0.382, 11.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.961</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.861</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>5.224</td>
<td>2.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.470</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/TX_BUFFER_5_s0/CLK</td>
</tr>
<tr>
<td>20.122</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>superserial/COM2/TX_BUFFER_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 11.644%; route: 2.501, 76.635%; tC2Q: 0.382, 11.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.899</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.961</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>2.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>2.481</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.861</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>5.221</td>
<td>2.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C28[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_7_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.467</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[0][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0/CLK</td>
</tr>
<tr>
<td>20.120</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C28[0][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 11.654%; route: 2.498, 76.615%; tC2Q: 0.382, 11.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.718</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.925</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>1.179</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.722</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.669</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C26[1][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 17.514%; route: 1.055, 72.763%; tC2Q: 0.141, 9.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.718</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.925</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>1.179</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.722</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>0.669</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C26[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 17.514%; route: 1.055, 72.763%; tC2Q: 0.141, 9.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.718</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.925</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>1.179</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.722</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[0][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.669</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C26[0][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 17.514%; route: 1.055, 72.763%; tC2Q: 0.141, 9.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.718</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.925</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>1.179</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>2.170</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C26[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.724</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C26[2][B]</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>0.671</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C26[2][B]</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 17.493%; route: 1.057, 72.796%; tC2Q: 0.141, 9.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.718</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.925</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>1.179</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.722</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[2][A]</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>0.669</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C26[2][A]</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 17.514%; route: 1.055, 72.763%; tC2Q: 0.141, 9.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.718</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.925</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>1.179</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.722</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.669</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C38[0][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 17.514%; route: 1.055, 72.763%; tC2Q: 0.141, 9.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.718</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.925</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>1.179</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/bit_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.722</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][B]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>0.669</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C38[0][B]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 17.514%; route: 1.055, 72.763%; tC2Q: 0.141, 9.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.718</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.925</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>1.179</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>2.170</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/state_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.724</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[1][A]</td>
<td>superserial/COM2/uart_rx_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>0.671</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C38[1][A]</td>
<td>superserial/COM2/uart_rx_inst/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 17.493%; route: 1.057, 72.796%; tC2Q: 0.141, 9.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.718</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.925</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>1.179</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLK</td>
</tr>
<tr>
<td>0.667</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 17.535%; route: 1.054, 72.730%; tC2Q: 0.141, 9.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.666</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.718</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.925</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>1.179</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>2.165</td>
<td>0.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.719</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLK</td>
</tr>
<tr>
<td>0.666</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C38[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 17.557%; route: 1.052, 72.697%; tC2Q: 0.141, 9.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.666</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.718</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.925</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>1.179</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>2.165</td>
<td>0.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.719</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_2_s0/CLK</td>
</tr>
<tr>
<td>0.666</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 17.557%; route: 1.052, 72.697%; tC2Q: 0.141, 9.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.718</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.925</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>1.179</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0/CLK</td>
</tr>
<tr>
<td>0.667</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C38[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 17.535%; route: 1.054, 72.730%; tC2Q: 0.141, 9.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.718</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.925</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>1.179</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.722</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_4_s0/CLK</td>
</tr>
<tr>
<td>0.669</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C38[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 17.514%; route: 1.055, 72.763%; tC2Q: 0.141, 9.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.718</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.925</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>1.179</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0/CLK</td>
</tr>
<tr>
<td>0.667</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C38[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 17.535%; route: 1.054, 72.730%; tC2Q: 0.141, 9.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.718</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.925</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>1.179</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.722</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_7_s0/CLK</td>
</tr>
<tr>
<td>0.669</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 17.514%; route: 1.055, 72.763%; tC2Q: 0.141, 9.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.666</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/READ_STATE_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.718</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.925</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>1.179</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>2.165</td>
<td>0.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/READ_STATE_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.719</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[1][A]</td>
<td>superserial/COM2/READ_STATE_1_s2/CLK</td>
</tr>
<tr>
<td>0.666</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C22[1][A]</td>
<td>superserial/COM2/READ_STATE_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 17.557%; route: 1.052, 72.697%; tC2Q: 0.141, 9.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.666</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RDRF_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.718</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.925</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>1.179</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>2.165</td>
<td>0.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RDRF_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.719</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[0][A]</td>
<td>superserial/COM2/RDRF_s1/CLK</td>
</tr>
<tr>
<td>0.666</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C22[0][A]</td>
<td>superserial/COM2/RDRF_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 17.557%; route: 1.052, 72.697%; tC2Q: 0.141, 9.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.718</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.925</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>1.179</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.722</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[2][B]</td>
<td>superserial/COM2/CMD_REG_0_s0/CLK</td>
</tr>
<tr>
<td>0.669</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C22[2][B]</td>
<td>superserial/COM2/CMD_REG_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 17.514%; route: 1.055, 72.763%; tC2Q: 0.141, 9.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.718</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.925</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>1.179</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.722</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[3][A]</td>
<td>superserial/COM2/CMD_REG_1_s0/CLK</td>
</tr>
<tr>
<td>0.669</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C22[3][A]</td>
<td>superserial/COM2/CMD_REG_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 17.514%; route: 1.055, 72.763%; tC2Q: 0.141, 9.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.718</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.925</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>1.179</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C22[1][A]</td>
<td>superserial/COM2/CMD_REG_6_s0/CLK</td>
</tr>
<tr>
<td>0.667</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C22[1][A]</td>
<td>superserial/COM2/CMD_REG_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 17.535%; route: 1.054, 72.730%; tC2Q: 0.141, 9.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.718</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.925</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>1.179</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C22[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.720</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C22[2][B]</td>
<td>superserial/COM2/CMD_REG_7_s0/CLK</td>
</tr>
<tr>
<td>0.667</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C22[2][B]</td>
<td>superserial/COM2/CMD_REG_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 17.535%; route: 1.054, 72.730%; tC2Q: 0.141, 9.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.718</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.925</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>1.179</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.722</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/CTL_REG_4_s0/CLK</td>
</tr>
<tr>
<td>0.669</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>superserial/COM2/CTL_REG_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 17.514%; route: 1.055, 72.763%; tC2Q: 0.141, 9.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.718</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.925</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>1.179</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.722</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[0][A]</td>
<td>superserial/COM2/CTL_REG_5_s0/CLK</td>
</tr>
<tr>
<td>0.669</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C22[0][A]</td>
<td>superserial/COM2/CTL_REG_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 17.514%; route: 1.055, 72.763%; tC2Q: 0.141, 9.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.718</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.925</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>1.179</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.722</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][A]</td>
<td>superserial/COM2/CTL_REG_6_s0/CLK</td>
</tr>
<tr>
<td>0.669</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C22[1][A]</td>
<td>superserial/COM2/CTL_REG_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 17.514%; route: 1.055, 72.763%; tC2Q: 0.141, 9.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.718</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>0.859</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>0.925</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>1.179</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R3C31[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>2.168</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3520</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.722</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[0][B]</td>
<td>superserial/COM2/CTL_REG_7_s0/CLK</td>
</tr>
<tr>
<td>0.669</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C22[0][B]</td>
<td>superserial/COM2/CTL_REG_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 17.514%; route: 1.055, 72.763%; tC2Q: 0.141, 9.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_3_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_3_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_4_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_4_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_4_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_7_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_7_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_7_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf2_linebuf2_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3520</td>
<td>clk_logic_w</td>
<td>2.768</td>
<td>1.984</td>
</tr>
<tr>
<td>1684</td>
<td>clk_pixel_w</td>
<td>10.566</td>
<td>2.117</td>
</tr>
<tr>
<td>385</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2[0]</td>
<td>31.984</td>
<td>2.406</td>
</tr>
<tr>
<td>265</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current</td>
<td>32.426</td>
<td>1.997</td>
</tr>
<tr>
<td>206</td>
<td>clk_audio_w</td>
<td>32.780</td>
<td>3.659</td>
</tr>
<tr>
<td>203</td>
<td>a2bus_if.addr[0]</td>
<td>10.762</td>
<td>3.410</td>
</tr>
<tr>
<td>193</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2[1]</td>
<td>31.570</td>
<td>3.616</td>
</tr>
<tr>
<td>171</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg50reboot</td>
<td>11.960</td>
<td>3.345</td>
</tr>
<tr>
<td>168</td>
<td>audio_out/IIR_filter/out_l_15_7</td>
<td>33.269</td>
<td>1.794</td>
</tr>
<tr>
<td>143</td>
<td>supersprite/vdp/f18a_core/gpu_pause</td>
<td>9.432</td>
<td>2.801</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C70</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C71</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C91</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R24C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R24C7</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_logic -source [get_ports {clk}] -master_clock clk -divide_by 50 -multiply_by 54 -add [get_nets {clk_logic_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_nets {clk_logic_w}] -master_clock clk_logic -divide_by 2 -multiply_by 1 -add [get_nets {clk_pixel_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_hdmi -source [get_nets {clk_pixel_w}] -master_clock clk_pixel -divide_by 1 -multiply_by 5 -add [get_nets {clk_hdmi_w}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
