<root><simulation><result_generated_time />2023-05-16 16:07:03<layer><layer_spec />{'B': 1, 'K': 128, 'C': 64, 'OY': 150, 'OX': 150, 'IY': 299, 'IX': 299, 'FY': 1, 'FX': 1, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />184320000<total_data_size_element />{'W': 8192, 'I': 5721664, 'O': 2880000}<total_data_reuse />{'W': 22500, 'I': 32.214404760573146, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />35/133</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [10, 1, 1], 'O': [320, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 5)], []], [[('K', 4)], [('C', 2), ('K', 16)]], [], []]<I />[[[('K', 4)], [('K', 16)]], [[('OY', 5)], [('C', 2)]], [], []]<O />[[[], [('C', 2)]], [[('OY', 5), ('K', 4)], [('K', 16)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 4), ('C', 8), ('K', 2), ('OX', 150), ('OY', 30)], []]<I />[[('C', 4), ('C', 8), ('K', 2)], [('OX', 150)], [('OY', 30)]]<O />[[('C', 4), ('C', 8)], [('K', 2), ('OX', 150)], [('OY', 30)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [5.0, 1, 4500, 1], 'I': [64.0, 2.0, 1.0, 1.0], 'O': [2.0, 32, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 65536, 65536], 'I': [256, 384000, 11520000], 'O': [8, 768000, 23040000], 'O_partial': [8, 0, 0], 'O_final': [0, 768000, 23040000]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.5, 0.01, 0.0], 'O': [0.02, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.04, 0.0], 'I': [0.5, 0.04, 0.0], 'O': [0.02, 0.04, 0.0]}<effective_mem_size_bit />{'W': [8, 65536, 65536], 'I': [256, 384000, 11520000], 'O': [8, 384000, 768000], 'O_partial': [8, 0, 0], 'O_final': [0, 384000, 768000]}<total_unit_count />{'W': [640, 128, 1, 1], 'I': [640, 10, 1, 1], 'O': [640, 320, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [10, 10, 1, 1], 'O': [320, 320, 1, 1]}<duplicate_unit_count />{'W': [5.0, 1.0, 1.0, 1.0], 'I': [64.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[36864000, 36864000], [36864000, 8192], [8192, 0]]<I />[[11443328, 5721664], [5721664, 5721664], [5721664, 0]]<O />[[(89280000, 92160000), (2880000, 0)], [(0, 2880000), (2880000, 0)], [(0, 2880000), (0, 0)]]<O_partial />[[(89280000, 92160000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (2880000, 0)], [(0, 2880000), (2880000, 0)], [(0, 2880000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[4608000, 4608000], [576000, 128], [32, 0]]<I />[[1430416, 715208], [89401, 89401], [22350, 0]]<O />[[(11160000, 11520000), (360000, 0)], [(0, 45000), (45000, 0)], [(0, 11250), (0, 0)]]<O_partial />[([11160000, 11520000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [360000, 0]), ([0, 45000], [45000, 0]), ([0, 11250], [0, 0])]</mem_access_count_word><mac_count><active />184320000<idle />110592000</mac_count></basic_info><energy><total_energy />408597242.7<mem_energy_breakdown><W />[3228.3, 60652.6, 42.6]<I />[741.4, 17718.2, 29767.2]<O />[8070.7, 8918.4, 14983.3]</mem_energy_breakdown><MAC_energy><active_MAC />402923520.0<idle_MAC />5529600.0<total />408453120.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3003<utilization_without_data_loading />0.3008<utilization_spatial />0.625<utilization_temporal_with_data_loading />0.4805<mac_utilize_temporal_without_data_loading />0.4812</mac_array_utilization><latency><latency_cycle_with_data_loading />599373<latency_cycle_without_data_loading />598493<ideal_computing_cycle />288000<data_loading><load_cycle_total />880<load_cycle_individual />{'W': [2, 128, 0], 'I': [5, 750, 0]}<load_cycle_combined />{'W': 128, 'I': 750}</data_loading><mem_stalling><mem_stall_cycle_total />310493<mem_stall_cycle_individual />{'W': [[-287999], [-287999, 287999], [-288000, -288000]], 'I': [[-287999], [-269940, -265441], [-256650, -272948]], 'O': [[-288000], [-288000, -243000], [-243000, -276750]]}<mem_stall_cycle_shared />{'W': [[-287999], [-287999, 310493], [0, 0]], 'I': [[-287999], [-269940, 310493], [0, 0]], 'O': [[-288000], [-288000, -243000], [-243000, -276750]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 65536, 65536], 'I': [256, 384000, 11520000], 'O': [8, 768000, 23040000], 'O_partial': [8, 0, 0], 'O_final': [0, 768000, 23040000]}<data_size_each_level_total />{'W': [1024, 65536, 65536], 'I': [2560, 384000, 11520000], 'O': [2560, 768000, 23040000]}<loop_cycles_each_level />{'W': [1, 288000, 288000], 'I': [64, 9600, 288000], 'O': [32, 9600, 288000]}<top_ir_loop_size />{'W': [1, 4500, 1], 'I': [2, 1, 1], 'O': [32, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [1024.0, 0.2], [0.2, 0.2]], 'I': [[8.0, 4.0], [40.0, 40.0], [40.0, 40.0]], 'O': [[8.0, 0.2], [80.0, 80.0], [80.0, 80.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 1024.0], [1024.0, 0.2]], 'I': [[8.0, 8.0], [80.0, 40.0], [40.0, 40.0]], 'O': [[8.0, 8.0], [2560.0, 80.0], [80.0, 80.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [1024.0, 0.2], [0.2, 0]], 'I': [[8.0, 4.0], [40.0, 40.0], [40.0, 0]], 'O': [[8.0, 0.2], [80.0, 80.0], [80.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [1144.0, 120.2], [40.2, 80.0]], 'I': [[8.0, 4.0], [1144.0, 120.2], [40.2, 80.0]], 'O': [[8.0, 0.2], [1144.0, 120.2], [40.2, 80.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 288000], [1, 1, 288000], [288000, 288000, 1]], 'I': [[1, 1, 288000], [64, 64, 4500], [9600, 9600, 30]], 'O': [[1, 1, 288000], [32, 32, 9000], [9600, 9600, 30]]}<trans_time_real />{'W': [[0, 1, 288000], [[0, 1, 288000], [2, 1, 288000]], [[128, 288000, 1], [32, 288000, 1]]], 'I': [[0, 1, 288000], [[4, 64, 4500], [5, 64, 4500]], [[750, 9600, 30], [188, 9600, 30]]], 'O': [[0, 1, 288000], [[0, 32, 9000], [5, 32, 9000]], [[1500, 9600, 30], [375, 9600, 30]]]}<single_stall_cycle />{'W': [[-1], [-1, 1], [-287872, -287968]], 'I': [[-1], [-60, -59], [-8850, -9412]], 'O': [[-1], [-32, -27], [-8100, -9225]]}<single_stall_count />{'W': [287999, 287999, 0], 'I': [287999, 4499, 29], 'O': [288000, 9000, 30]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [21750, 0], 'O': [45000, 0]}, 1: {'W': [287999, 0], 'I': [22495, 21750], 'O': [45000, 45000]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-266250, -288000], [-243000, -288000]], 1: [[22494, -266250], [-243000, -243000]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.6<mem_area_percentage />99.8 %</area></results><elapsed_time_second />3</simulation></root>