POWER NET REPORT 
Generated Date: Mon Jun  2 11:29:51 2025
Host Name: ieng6-ece-08.ucsd.edu


==============================
POWER NET 
==============================
Power Net: VDD
Voltage: 0.700
Threshold: 0.400


==============================
POWER-GRID VIEW
==============================
Power-Grid Views Used: 259


==============================
POWER-GRID ATTRIBUTES
==============================
Total Resistor Elements: 50906
    Please refer to ../VDD/grid.gif for more details
Top-level Resistor Elements:50906
Cell Library Resistor Elements: 0
Total Number of Current Taps: 13872
    Please refer to ../VDD/tc.gif for more details


==============================
IR DROP ANALYSIS
==============================
Layer based IR Drop Report: See Report
Minimum, Average, Maximum IR drop: 0.670V 0.690V 0.700V
    Please refer to ../VDD/ir_linear.gif for more details
Total Static Current Loaded: -0.058783113025128841A
Number of Violations: 0
    Please refer to ../VDD/ir_limit.gif for more details
Minimum, Average, Maximum Vsrc Current: -0.020409807562828064A, -0.01469577825628221A, -0.0098721589893102646A


==============================
EFFECTIVE RESISTANCE ANALYSIS
==============================
Minimum, Average, Maximum Reff: 32.2273788, 80.962708637651133, 133.849884


==============================
CURRENT DENSITY ANALYSIS
==============================
Minimum, Average, Maximum J/Jmax:
Number of Violations: 935
    Please refer to static_IR/core_25C_avg_2/Reports/VDD/rj.gif for more details


==============================
POWER SWITCH ANALYSIS
==============================
PowerGate Current I/Idsat violations: 
    Please refer to static_IR/core_25C_avg_2/Reports/VDD/pi.gif for more details
Minimum, Average, Maximum I/Idsat (pi): NA, NA, NA
Minimum, Average, Maximum IRdrop Across PowerGate (pv): 0, 0, 0
Power Switch ECO file for Soc Encounter: 


==============================
PACKAGE ANALYSIS
==============================
Voltage Drop Across Package (vu): NA, NA, NA


==============================
CAPACITANCE ANALYSIS
==============================
Decap Optimization method: area  
Total Coupling Capacitance: NA
    Please refer to ../VDD/dd.gif for more details
Grid Coupling Capacitance: NA
Gate Coupling Capacitance (internal): NA
Loading Coupling Capacitance: NA
Capacitance Offered by Placed Decaps: NA
Additional Capacitance Required: 0.000F
    Please refer to ../VDD/dr.gif for more details
Total Feasible Capacitance: 0.000F
Total Leakage Current of Placed Decaps: 0.000A
Total Leakage Current of ECO Decaps: 0.000A
What-if ECO File:   
SoC Encounter ECO File: static_IR/core_25C_avg_2//VDD/vs2fe_eco.tcl 


==============================
ADDITIONAL FILES
==============================
Instance Voltage File: static_IR/core_25C_avg_2/Reports/VDD/VDD.iv
Dynamic IR drop Waveform File (dynamic): 
Effective Instance Voltage File (dynamic): 

Summary: static_IR/core_25C_avg_2//VDD/results 


