Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot fir_filter_tb_behav xil_defaultlib.fir_filter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 40 for port 'y_out_0' [C:/code/FIR-Filter-Design/FIR_Pipelined_L2/FIR_Pipelined_L2.srcs/sim_1/new/fir_filter_tb.sv:31]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 40 for port 'y_out_1' [C:/code/FIR-Filter-Design/FIR_Pipelined_L2/FIR_Pipelined_L2.srcs/sim_1/new/fir_filter_tb.sv:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir_filter(COEFF_FILE="l2_coeffs...
Compiling module xil_defaultlib.fir_filter(COEFF_FILE="l2_coeffs...
Compiling module xil_defaultlib.fir_filter(COEFF_FILE="l2_coeffs...
Compiling module xil_defaultlib.l2_wrapper
Compiling module xil_defaultlib.fir_filter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_filter_tb_behav
