<stg><name>scaleVector.14_Pipeline_scale_vector</name>


<trans_list>

<trans id="153" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasUbRay_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasUbRay_SVfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64">
<![CDATA[
newFuncRoot:3 %muxLogicCE_to_weight_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_weight_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
newFuncRoot:4 %weight_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %weight

]]></Node>
<StgValue><ssdm name="weight_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32">
<![CDATA[
newFuncRoot:5 %muxLogicCE_to_n_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_n_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
newFuncRoot:6 %n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="31">
<![CDATA[
newFuncRoot:7 %muxLogicData_to_store_ln0 = muxlogic i31 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="31">
<![CDATA[
newFuncRoot:8 %muxLogicAddr_to_store_ln0 = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i31 0, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln160 = br void %VITIS_LOOP_164_1.i

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="31">
<![CDATA[
VITIS_LOOP_164_1.i:0 %MuxLogicAddr_to_i_load = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_i_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
VITIS_LOOP_164_1.i:1 %i_load = load i31 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_164_1.i:2 %zext_ln154 = zext i31 %i_load

]]></Node>
<StgValue><ssdm name="zext_ln154"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_164_1.i:3 %icmp_ln160 = icmp_slt  i32 %zext_ln154, i32 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln160"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_164_1.i:4 %br_ln160 = br i1 %icmp_ln160, void %scaleVector.14.exit.exitStub, void %VITIS_LOOP_164_1.split.i

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_164_1.split.i:0 %add_ln160 = add i31 %i_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln160"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="31">
<![CDATA[
VITIS_LOOP_164_1.split.i:56 %muxLogicData_to_store_ln160 = muxlogic i31 %add_ln160

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln160"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="31">
<![CDATA[
VITIS_LOOP_164_1.split.i:57 %muxLogicAddr_to_store_ln160 = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln160"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_164_1.split.i:58 %store_ln160 = store i31 %add_ln160, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="512">
<![CDATA[
VITIS_LOOP_164_1.split.i:3 %muxLogicCE_to_dualInfeasUbRay_fifo_i_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_dualInfeasUbRay_fifo_i_read"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
VITIS_LOOP_164_1.split.i:4 %dualInfeasUbRay_fifo_i_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %dualInfeasUbRay_fifo_i

]]></Node>
<StgValue><ssdm name="dualInfeasUbRay_fifo_i_read"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="512">
<![CDATA[
VITIS_LOOP_164_1.split.i:5 %trunc_ln162 = trunc i512 %dualInfeasUbRay_fifo_i_read

]]></Node>
<StgValue><ssdm name="trunc_ln162"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_164_1.split.i:6 %trunc_ln162_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasUbRay_fifo_i_read, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln162_7"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_164_1.split.i:7 %trunc_ln162_8 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasUbRay_fifo_i_read, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln162_8"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_164_1.split.i:8 %trunc_ln162_9 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasUbRay_fifo_i_read, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln162_9"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_164_1.split.i:9 %trunc_ln162_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasUbRay_fifo_i_read, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln162_s"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_164_1.split.i:10 %trunc_ln162_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasUbRay_fifo_i_read, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln162_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_164_1.split.i:11 %trunc_ln162_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasUbRay_fifo_i_read, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln162_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_164_1.split.i:12 %trunc_ln162_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %dualInfeasUbRay_fifo_i_read, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln162_3"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:13 %bitcast_ln162 = bitcast i64 %trunc_ln162

]]></Node>
<StgValue><ssdm name="bitcast_ln162"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:14 %bitcast_ln162_1 = bitcast i64 %trunc_ln162_7

]]></Node>
<StgValue><ssdm name="bitcast_ln162_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:15 %bitcast_ln162_2 = bitcast i64 %trunc_ln162_8

]]></Node>
<StgValue><ssdm name="bitcast_ln162_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:16 %bitcast_ln162_3 = bitcast i64 %trunc_ln162_9

]]></Node>
<StgValue><ssdm name="bitcast_ln162_3"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:17 %bitcast_ln162_4 = bitcast i64 %trunc_ln162_s

]]></Node>
<StgValue><ssdm name="bitcast_ln162_4"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:18 %bitcast_ln162_5 = bitcast i64 %trunc_ln162_1

]]></Node>
<StgValue><ssdm name="bitcast_ln162_5"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:19 %bitcast_ln162_6 = bitcast i64 %trunc_ln162_2

]]></Node>
<StgValue><ssdm name="bitcast_ln162_6"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:20 %bitcast_ln162_7 = bitcast i64 %trunc_ln162_3

]]></Node>
<StgValue><ssdm name="bitcast_ln162_7"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:21 %muxLogicI0_to_mul_i = muxlogic i64 %bitcast_ln162

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_i"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:22 %muxLogicI1_to_mul_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_i"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:24 %muxLogicI0_to_mul_1_i = muxlogic i64 %bitcast_ln162_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_1_i"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:25 %muxLogicI1_to_mul_1_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_1_i"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:27 %muxLogicI0_to_mul_2_i = muxlogic i64 %bitcast_ln162_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_2_i"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:28 %muxLogicI1_to_mul_2_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_2_i"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:30 %muxLogicI0_to_mul_3_i = muxlogic i64 %bitcast_ln162_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_3_i"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:31 %muxLogicI1_to_mul_3_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_3_i"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:33 %muxLogicI0_to_mul_4_i = muxlogic i64 %bitcast_ln162_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_4_i"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:34 %muxLogicI1_to_mul_4_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_4_i"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:36 %muxLogicI0_to_mul_5_i = muxlogic i64 %bitcast_ln162_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_5_i"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:37 %muxLogicI1_to_mul_5_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_5_i"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:39 %muxLogicI0_to_mul_6_i = muxlogic i64 %bitcast_ln162_6

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_6_i"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:40 %muxLogicI1_to_mul_6_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_6_i"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:42 %muxLogicI0_to_mul_7_i = muxlogic i64 %bitcast_ln162_7

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_7_i"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:43 %muxLogicI1_to_mul_7_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_7_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="64" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:21 %muxLogicI0_to_mul_i = muxlogic i64 %bitcast_ln162

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_i"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:22 %muxLogicI1_to_mul_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_i"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:23 %mul_i = dmul i64 %bitcast_ln162, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:24 %muxLogicI0_to_mul_1_i = muxlogic i64 %bitcast_ln162_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_1_i"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:25 %muxLogicI1_to_mul_1_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_1_i"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:26 %mul_1_i = dmul i64 %bitcast_ln162_1, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:27 %muxLogicI0_to_mul_2_i = muxlogic i64 %bitcast_ln162_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_2_i"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:28 %muxLogicI1_to_mul_2_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_2_i"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:29 %mul_2_i = dmul i64 %bitcast_ln162_2, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:30 %muxLogicI0_to_mul_3_i = muxlogic i64 %bitcast_ln162_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_3_i"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:31 %muxLogicI1_to_mul_3_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_3_i"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:32 %mul_3_i = dmul i64 %bitcast_ln162_3, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:33 %muxLogicI0_to_mul_4_i = muxlogic i64 %bitcast_ln162_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_4_i"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:34 %muxLogicI1_to_mul_4_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_4_i"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:35 %mul_4_i = dmul i64 %bitcast_ln162_4, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_4_i"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:36 %muxLogicI0_to_mul_5_i = muxlogic i64 %bitcast_ln162_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_5_i"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:37 %muxLogicI1_to_mul_5_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_5_i"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:38 %mul_5_i = dmul i64 %bitcast_ln162_5, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_5_i"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:39 %muxLogicI0_to_mul_6_i = muxlogic i64 %bitcast_ln162_6

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_6_i"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:40 %muxLogicI1_to_mul_6_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_6_i"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:41 %mul_6_i = dmul i64 %bitcast_ln162_6, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_6_i"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:42 %muxLogicI0_to_mul_7_i = muxlogic i64 %bitcast_ln162_7

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_7_i"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:43 %muxLogicI1_to_mul_7_i = muxlogic i64 %weight_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_7_i"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:44 %mul_7_i = dmul i64 %bitcast_ln162_7, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_7_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="88" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:23 %mul_i = dmul i64 %bitcast_ln162, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:26 %mul_1_i = dmul i64 %bitcast_ln162_1, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:29 %mul_2_i = dmul i64 %bitcast_ln162_2, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:32 %mul_3_i = dmul i64 %bitcast_ln162_3, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:35 %mul_4_i = dmul i64 %bitcast_ln162_4, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_4_i"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:38 %mul_5_i = dmul i64 %bitcast_ln162_5, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_5_i"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:41 %mul_6_i = dmul i64 %bitcast_ln162_6, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_6_i"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:44 %mul_7_i = dmul i64 %bitcast_ln162_7, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_7_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="96" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:23 %mul_i = dmul i64 %bitcast_ln162, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:26 %mul_1_i = dmul i64 %bitcast_ln162_1, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:29 %mul_2_i = dmul i64 %bitcast_ln162_2, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:32 %mul_3_i = dmul i64 %bitcast_ln162_3, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:35 %mul_4_i = dmul i64 %bitcast_ln162_4, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_4_i"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:38 %mul_5_i = dmul i64 %bitcast_ln162_5, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_5_i"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:41 %mul_6_i = dmul i64 %bitcast_ln162_6, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_6_i"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:44 %mul_7_i = dmul i64 %bitcast_ln162_7, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_7_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="104" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:23 %mul_i = dmul i64 %bitcast_ln162, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:26 %mul_1_i = dmul i64 %bitcast_ln162_1, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:29 %mul_2_i = dmul i64 %bitcast_ln162_2, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:32 %mul_3_i = dmul i64 %bitcast_ln162_3, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:35 %mul_4_i = dmul i64 %bitcast_ln162_4, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_4_i"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:38 %mul_5_i = dmul i64 %bitcast_ln162_5, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_5_i"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:41 %mul_6_i = dmul i64 %bitcast_ln162_6, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_6_i"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:44 %mul_7_i = dmul i64 %bitcast_ln162_7, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_7_i"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0">
<![CDATA[
scaleVector.14.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_164_1.split.i:1 %specpipeline_ln161 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln161"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_164_1.split.i:2 %specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln160"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:23 %mul_i = dmul i64 %bitcast_ln162, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:26 %mul_1_i = dmul i64 %bitcast_ln162_1, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:29 %mul_2_i = dmul i64 %bitcast_ln162_2, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:32 %mul_3_i = dmul i64 %bitcast_ln162_3, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:35 %mul_4_i = dmul i64 %bitcast_ln162_4, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_4_i"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:38 %mul_5_i = dmul i64 %bitcast_ln162_5, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_5_i"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:41 %mul_6_i = dmul i64 %bitcast_ln162_6, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_6_i"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:44 %mul_7_i = dmul i64 %bitcast_ln162_7, i64 %weight_read

]]></Node>
<StgValue><ssdm name="mul_7_i"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:45 %bitcast_ln168 = bitcast i64 %mul_i

]]></Node>
<StgValue><ssdm name="bitcast_ln168"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:46 %bitcast_ln168_1 = bitcast i64 %mul_1_i

]]></Node>
<StgValue><ssdm name="bitcast_ln168_1"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:47 %bitcast_ln168_2 = bitcast i64 %mul_2_i

]]></Node>
<StgValue><ssdm name="bitcast_ln168_2"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:48 %bitcast_ln168_3 = bitcast i64 %mul_3_i

]]></Node>
<StgValue><ssdm name="bitcast_ln168_3"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:49 %bitcast_ln168_4 = bitcast i64 %mul_4_i

]]></Node>
<StgValue><ssdm name="bitcast_ln168_4"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:50 %bitcast_ln168_5 = bitcast i64 %mul_5_i

]]></Node>
<StgValue><ssdm name="bitcast_ln168_5"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:51 %bitcast_ln168_6 = bitcast i64 %mul_6_i

]]></Node>
<StgValue><ssdm name="bitcast_ln168_6"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:52 %bitcast_ln168_7 = bitcast i64 %mul_7_i

]]></Node>
<StgValue><ssdm name="bitcast_ln168_7"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="512" op_0_bw="512" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
VITIS_LOOP_164_1.split.i:53 %or_ln168_i = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %bitcast_ln168_7, i64 %bitcast_ln168_6, i64 %bitcast_ln168_5, i64 %bitcast_ln168_4, i64 %bitcast_ln168_3, i64 %bitcast_ln168_2, i64 %bitcast_ln168_1, i64 %bitcast_ln168

]]></Node>
<StgValue><ssdm name="or_ln168_i"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="512">
<![CDATA[
VITIS_LOOP_164_1.split.i:54 %muxLogicData_to_write_ln168 = muxlogic i512 %or_ln168_i

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln168"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
VITIS_LOOP_164_1.split.i:55 %write_ln168 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %dualInfeasUbRay_SVfifo_i, i512 %or_ln168_i

]]></Node>
<StgValue><ssdm name="write_ln168"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_164_1.split.i:59 %br_ln160 = br void %VITIS_LOOP_164_1.i

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="154" name="n" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n"/></StgValue>
</port>
<port id="155" name="dualInfeasUbRay_fifo_i" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="dualInfeasUbRay_fifo_i"/></StgValue>
</port>
<port id="156" name="weight" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="weight"/></StgValue>
</port>
<port id="157" name="dualInfeasUbRay_SVfifo_i" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="dualInfeasUbRay_SVfifo_i"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="159" from="StgValue_158" to="i" fromId="158" toId="10">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="160" toId="11">
</dataflow>
<dataflow id="162" from="dualInfeasUbRay_fifo_i" to="specinterface_ln0" fromId="155" toId="11">
</dataflow>
<dataflow id="164" from="empty_14" to="specinterface_ln0" fromId="163" toId="11">
</dataflow>
<dataflow id="166" from="StgValue_165" to="specinterface_ln0" fromId="165" toId="11">
</dataflow>
<dataflow id="167" from="StgValue_165" to="specinterface_ln0" fromId="165" toId="11">
</dataflow>
<dataflow id="169" from="empty_3" to="specinterface_ln0" fromId="168" toId="11">
</dataflow>
<dataflow id="170" from="StgValue_165" to="specinterface_ln0" fromId="165" toId="11">
</dataflow>
<dataflow id="171" from="StgValue_165" to="specinterface_ln0" fromId="165" toId="11">
</dataflow>
<dataflow id="172" from="empty_3" to="specinterface_ln0" fromId="168" toId="11">
</dataflow>
<dataflow id="173" from="empty_3" to="specinterface_ln0" fromId="168" toId="11">
</dataflow>
<dataflow id="174" from="empty_3" to="specinterface_ln0" fromId="168" toId="11">
</dataflow>
<dataflow id="175" from="StgValue_165" to="specinterface_ln0" fromId="165" toId="11">
</dataflow>
<dataflow id="176" from="StgValue_165" to="specinterface_ln0" fromId="165" toId="11">
</dataflow>
<dataflow id="177" from="StgValue_165" to="specinterface_ln0" fromId="165" toId="11">
</dataflow>
<dataflow id="178" from="StgValue_165" to="specinterface_ln0" fromId="165" toId="11">
</dataflow>
<dataflow id="179" from="empty_3" to="specinterface_ln0" fromId="168" toId="11">
</dataflow>
<dataflow id="180" from="empty_3" to="specinterface_ln0" fromId="168" toId="11">
</dataflow>
<dataflow id="182" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="11">
</dataflow>
<dataflow id="183" from="StgValue_165" to="specinterface_ln0" fromId="165" toId="11">
</dataflow>
<dataflow id="184" from="StgValue_165" to="specinterface_ln0" fromId="165" toId="11">
</dataflow>
<dataflow id="185" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="160" toId="12">
</dataflow>
<dataflow id="186" from="dualInfeasUbRay_SVfifo_i" to="specinterface_ln0" fromId="157" toId="12">
</dataflow>
<dataflow id="187" from="empty_14" to="specinterface_ln0" fromId="163" toId="12">
</dataflow>
<dataflow id="188" from="StgValue_165" to="specinterface_ln0" fromId="165" toId="12">
</dataflow>
<dataflow id="189" from="StgValue_165" to="specinterface_ln0" fromId="165" toId="12">
</dataflow>
<dataflow id="190" from="empty_3" to="specinterface_ln0" fromId="168" toId="12">
</dataflow>
<dataflow id="191" from="StgValue_165" to="specinterface_ln0" fromId="165" toId="12">
</dataflow>
<dataflow id="192" from="StgValue_165" to="specinterface_ln0" fromId="165" toId="12">
</dataflow>
<dataflow id="193" from="empty_3" to="specinterface_ln0" fromId="168" toId="12">
</dataflow>
<dataflow id="194" from="empty_3" to="specinterface_ln0" fromId="168" toId="12">
</dataflow>
<dataflow id="195" from="empty_3" to="specinterface_ln0" fromId="168" toId="12">
</dataflow>
<dataflow id="196" from="StgValue_165" to="specinterface_ln0" fromId="165" toId="12">
</dataflow>
<dataflow id="197" from="StgValue_165" to="specinterface_ln0" fromId="165" toId="12">
</dataflow>
<dataflow id="198" from="StgValue_165" to="specinterface_ln0" fromId="165" toId="12">
</dataflow>
<dataflow id="199" from="StgValue_165" to="specinterface_ln0" fromId="165" toId="12">
</dataflow>
<dataflow id="200" from="empty_3" to="specinterface_ln0" fromId="168" toId="12">
</dataflow>
<dataflow id="201" from="empty_3" to="specinterface_ln0" fromId="168" toId="12">
</dataflow>
<dataflow id="202" from="StgValue_181" to="specinterface_ln0" fromId="181" toId="12">
</dataflow>
<dataflow id="203" from="StgValue_165" to="specinterface_ln0" fromId="165" toId="12">
</dataflow>
<dataflow id="204" from="StgValue_165" to="specinterface_ln0" fromId="165" toId="12">
</dataflow>
<dataflow id="206" from="_ssdm_op_Read.ap_auto.double" to="weight_read" fromId="205" toId="14">
</dataflow>
<dataflow id="207" from="weight" to="weight_read" fromId="156" toId="14">
</dataflow>
<dataflow id="209" from="_ssdm_op_Read.ap_auto.i32" to="n_read" fromId="208" toId="16">
</dataflow>
<dataflow id="210" from="n" to="n_read" fromId="154" toId="16">
</dataflow>
<dataflow id="212" from="StgValue_211" to="muxLogicData_to_store_ln0" fromId="211" toId="17">
</dataflow>
<dataflow id="213" from="i" to="muxLogicAddr_to_store_ln0" fromId="10" toId="18">
</dataflow>
<dataflow id="214" from="StgValue_211" to="store_ln0" fromId="211" toId="19">
</dataflow>
<dataflow id="215" from="i" to="store_ln0" fromId="10" toId="19">
</dataflow>
<dataflow id="216" from="i" to="MuxLogicAddr_to_i_load" fromId="10" toId="21">
</dataflow>
<dataflow id="217" from="i" to="i_load" fromId="10" toId="22">
</dataflow>
<dataflow id="218" from="i_load" to="zext_ln154" fromId="22" toId="23">
</dataflow>
<dataflow id="219" from="zext_ln154" to="icmp_ln160" fromId="23" toId="24">
</dataflow>
<dataflow id="220" from="n_read" to="icmp_ln160" fromId="16" toId="24">
</dataflow>
<dataflow id="221" from="icmp_ln160" to="br_ln160" fromId="24" toId="25">
</dataflow>
<dataflow id="222" from="i_load" to="add_ln160" fromId="22" toId="26">
</dataflow>
<dataflow id="224" from="StgValue_223" to="add_ln160" fromId="223" toId="26">
</dataflow>
<dataflow id="225" from="add_ln160" to="muxLogicData_to_store_ln160" fromId="26" toId="27">
</dataflow>
<dataflow id="226" from="i" to="muxLogicAddr_to_store_ln160" fromId="10" toId="28">
</dataflow>
<dataflow id="227" from="add_ln160" to="store_ln160" fromId="26" toId="29">
</dataflow>
<dataflow id="228" from="i" to="store_ln160" fromId="10" toId="29">
</dataflow>
<dataflow id="230" from="_ssdm_op_Read.ap_fifo.volatile.i512P0A" to="dualInfeasUbRay_fifo_i_read" fromId="229" toId="31">
</dataflow>
<dataflow id="231" from="dualInfeasUbRay_fifo_i" to="dualInfeasUbRay_fifo_i_read" fromId="155" toId="31">
</dataflow>
<dataflow id="232" from="dualInfeasUbRay_fifo_i_read" to="trunc_ln162" fromId="31" toId="32">
</dataflow>
<dataflow id="234" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln162_7" fromId="233" toId="33">
</dataflow>
<dataflow id="235" from="dualInfeasUbRay_fifo_i_read" to="trunc_ln162_7" fromId="31" toId="33">
</dataflow>
<dataflow id="237" from="StgValue_236" to="trunc_ln162_7" fromId="236" toId="33">
</dataflow>
<dataflow id="239" from="StgValue_238" to="trunc_ln162_7" fromId="238" toId="33">
</dataflow>
<dataflow id="240" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln162_8" fromId="233" toId="34">
</dataflow>
<dataflow id="241" from="dualInfeasUbRay_fifo_i_read" to="trunc_ln162_8" fromId="31" toId="34">
</dataflow>
<dataflow id="243" from="StgValue_242" to="trunc_ln162_8" fromId="242" toId="34">
</dataflow>
<dataflow id="245" from="StgValue_244" to="trunc_ln162_8" fromId="244" toId="34">
</dataflow>
<dataflow id="246" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln162_9" fromId="233" toId="35">
</dataflow>
<dataflow id="247" from="dualInfeasUbRay_fifo_i_read" to="trunc_ln162_9" fromId="31" toId="35">
</dataflow>
<dataflow id="249" from="StgValue_248" to="trunc_ln162_9" fromId="248" toId="35">
</dataflow>
<dataflow id="251" from="StgValue_250" to="trunc_ln162_9" fromId="250" toId="35">
</dataflow>
<dataflow id="252" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln162_s" fromId="233" toId="36">
</dataflow>
<dataflow id="253" from="dualInfeasUbRay_fifo_i_read" to="trunc_ln162_s" fromId="31" toId="36">
</dataflow>
<dataflow id="255" from="StgValue_254" to="trunc_ln162_s" fromId="254" toId="36">
</dataflow>
<dataflow id="257" from="StgValue_256" to="trunc_ln162_s" fromId="256" toId="36">
</dataflow>
<dataflow id="258" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln162_1" fromId="233" toId="37">
</dataflow>
<dataflow id="259" from="dualInfeasUbRay_fifo_i_read" to="trunc_ln162_1" fromId="31" toId="37">
</dataflow>
<dataflow id="261" from="StgValue_260" to="trunc_ln162_1" fromId="260" toId="37">
</dataflow>
<dataflow id="263" from="StgValue_262" to="trunc_ln162_1" fromId="262" toId="37">
</dataflow>
<dataflow id="264" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln162_2" fromId="233" toId="38">
</dataflow>
<dataflow id="265" from="dualInfeasUbRay_fifo_i_read" to="trunc_ln162_2" fromId="31" toId="38">
</dataflow>
<dataflow id="267" from="StgValue_266" to="trunc_ln162_2" fromId="266" toId="38">
</dataflow>
<dataflow id="269" from="StgValue_268" to="trunc_ln162_2" fromId="268" toId="38">
</dataflow>
<dataflow id="270" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln162_3" fromId="233" toId="39">
</dataflow>
<dataflow id="271" from="dualInfeasUbRay_fifo_i_read" to="trunc_ln162_3" fromId="31" toId="39">
</dataflow>
<dataflow id="273" from="StgValue_272" to="trunc_ln162_3" fromId="272" toId="39">
</dataflow>
<dataflow id="275" from="StgValue_274" to="trunc_ln162_3" fromId="274" toId="39">
</dataflow>
<dataflow id="276" from="trunc_ln162" to="bitcast_ln162" fromId="32" toId="40">
</dataflow>
<dataflow id="277" from="trunc_ln162_7" to="bitcast_ln162_1" fromId="33" toId="41">
</dataflow>
<dataflow id="278" from="trunc_ln162_8" to="bitcast_ln162_2" fromId="34" toId="42">
</dataflow>
<dataflow id="279" from="trunc_ln162_9" to="bitcast_ln162_3" fromId="35" toId="43">
</dataflow>
<dataflow id="280" from="trunc_ln162_s" to="bitcast_ln162_4" fromId="36" toId="44">
</dataflow>
<dataflow id="281" from="trunc_ln162_1" to="bitcast_ln162_5" fromId="37" toId="45">
</dataflow>
<dataflow id="282" from="trunc_ln162_2" to="bitcast_ln162_6" fromId="38" toId="46">
</dataflow>
<dataflow id="283" from="trunc_ln162_3" to="bitcast_ln162_7" fromId="39" toId="47">
</dataflow>
<dataflow id="284" from="bitcast_ln162" to="muxLogicI0_to_mul_i" fromId="40" toId="48">
</dataflow>
<dataflow id="285" from="weight_read" to="muxLogicI1_to_mul_i" fromId="14" toId="49">
</dataflow>
<dataflow id="286" from="bitcast_ln162_1" to="muxLogicI0_to_mul_1_i" fromId="41" toId="50">
</dataflow>
<dataflow id="287" from="weight_read" to="muxLogicI1_to_mul_1_i" fromId="14" toId="51">
</dataflow>
<dataflow id="288" from="bitcast_ln162_2" to="muxLogicI0_to_mul_2_i" fromId="42" toId="52">
</dataflow>
<dataflow id="289" from="weight_read" to="muxLogicI1_to_mul_2_i" fromId="14" toId="53">
</dataflow>
<dataflow id="290" from="bitcast_ln162_3" to="muxLogicI0_to_mul_3_i" fromId="43" toId="54">
</dataflow>
<dataflow id="291" from="weight_read" to="muxLogicI1_to_mul_3_i" fromId="14" toId="55">
</dataflow>
<dataflow id="292" from="bitcast_ln162_4" to="muxLogicI0_to_mul_4_i" fromId="44" toId="56">
</dataflow>
<dataflow id="293" from="weight_read" to="muxLogicI1_to_mul_4_i" fromId="14" toId="57">
</dataflow>
<dataflow id="294" from="bitcast_ln162_5" to="muxLogicI0_to_mul_5_i" fromId="45" toId="58">
</dataflow>
<dataflow id="295" from="weight_read" to="muxLogicI1_to_mul_5_i" fromId="14" toId="59">
</dataflow>
<dataflow id="296" from="bitcast_ln162_6" to="muxLogicI0_to_mul_6_i" fromId="46" toId="60">
</dataflow>
<dataflow id="297" from="weight_read" to="muxLogicI1_to_mul_6_i" fromId="14" toId="61">
</dataflow>
<dataflow id="298" from="bitcast_ln162_7" to="muxLogicI0_to_mul_7_i" fromId="47" toId="62">
</dataflow>
<dataflow id="299" from="weight_read" to="muxLogicI1_to_mul_7_i" fromId="14" toId="63">
</dataflow>
<dataflow id="300" from="bitcast_ln162" to="muxLogicI0_to_mul_i" fromId="40" toId="64">
</dataflow>
<dataflow id="301" from="weight_read" to="muxLogicI1_to_mul_i" fromId="14" toId="65">
</dataflow>
<dataflow id="302" from="bitcast_ln162" to="mul_i" fromId="40" toId="66">
</dataflow>
<dataflow id="303" from="weight_read" to="mul_i" fromId="14" toId="66">
</dataflow>
<dataflow id="304" from="bitcast_ln162_1" to="muxLogicI0_to_mul_1_i" fromId="41" toId="67">
</dataflow>
<dataflow id="305" from="weight_read" to="muxLogicI1_to_mul_1_i" fromId="14" toId="68">
</dataflow>
<dataflow id="306" from="bitcast_ln162_1" to="mul_1_i" fromId="41" toId="69">
</dataflow>
<dataflow id="307" from="weight_read" to="mul_1_i" fromId="14" toId="69">
</dataflow>
<dataflow id="308" from="bitcast_ln162_2" to="muxLogicI0_to_mul_2_i" fromId="42" toId="70">
</dataflow>
<dataflow id="309" from="weight_read" to="muxLogicI1_to_mul_2_i" fromId="14" toId="71">
</dataflow>
<dataflow id="310" from="bitcast_ln162_2" to="mul_2_i" fromId="42" toId="72">
</dataflow>
<dataflow id="311" from="weight_read" to="mul_2_i" fromId="14" toId="72">
</dataflow>
<dataflow id="312" from="bitcast_ln162_3" to="muxLogicI0_to_mul_3_i" fromId="43" toId="73">
</dataflow>
<dataflow id="313" from="weight_read" to="muxLogicI1_to_mul_3_i" fromId="14" toId="74">
</dataflow>
<dataflow id="314" from="bitcast_ln162_3" to="mul_3_i" fromId="43" toId="75">
</dataflow>
<dataflow id="315" from="weight_read" to="mul_3_i" fromId="14" toId="75">
</dataflow>
<dataflow id="316" from="bitcast_ln162_4" to="muxLogicI0_to_mul_4_i" fromId="44" toId="76">
</dataflow>
<dataflow id="317" from="weight_read" to="muxLogicI1_to_mul_4_i" fromId="14" toId="77">
</dataflow>
<dataflow id="318" from="bitcast_ln162_4" to="mul_4_i" fromId="44" toId="78">
</dataflow>
<dataflow id="319" from="weight_read" to="mul_4_i" fromId="14" toId="78">
</dataflow>
<dataflow id="320" from="bitcast_ln162_5" to="muxLogicI0_to_mul_5_i" fromId="45" toId="79">
</dataflow>
<dataflow id="321" from="weight_read" to="muxLogicI1_to_mul_5_i" fromId="14" toId="80">
</dataflow>
<dataflow id="322" from="bitcast_ln162_5" to="mul_5_i" fromId="45" toId="81">
</dataflow>
<dataflow id="323" from="weight_read" to="mul_5_i" fromId="14" toId="81">
</dataflow>
<dataflow id="324" from="bitcast_ln162_6" to="muxLogicI0_to_mul_6_i" fromId="46" toId="82">
</dataflow>
<dataflow id="325" from="weight_read" to="muxLogicI1_to_mul_6_i" fromId="14" toId="83">
</dataflow>
<dataflow id="326" from="bitcast_ln162_6" to="mul_6_i" fromId="46" toId="84">
</dataflow>
<dataflow id="327" from="weight_read" to="mul_6_i" fromId="14" toId="84">
</dataflow>
<dataflow id="328" from="bitcast_ln162_7" to="muxLogicI0_to_mul_7_i" fromId="47" toId="85">
</dataflow>
<dataflow id="329" from="weight_read" to="muxLogicI1_to_mul_7_i" fromId="14" toId="86">
</dataflow>
<dataflow id="330" from="bitcast_ln162_7" to="mul_7_i" fromId="47" toId="87">
</dataflow>
<dataflow id="331" from="weight_read" to="mul_7_i" fromId="14" toId="87">
</dataflow>
<dataflow id="332" from="bitcast_ln162" to="mul_i" fromId="40" toId="88">
</dataflow>
<dataflow id="333" from="weight_read" to="mul_i" fromId="14" toId="88">
</dataflow>
<dataflow id="334" from="bitcast_ln162_1" to="mul_1_i" fromId="41" toId="89">
</dataflow>
<dataflow id="335" from="weight_read" to="mul_1_i" fromId="14" toId="89">
</dataflow>
<dataflow id="336" from="bitcast_ln162_2" to="mul_2_i" fromId="42" toId="90">
</dataflow>
<dataflow id="337" from="weight_read" to="mul_2_i" fromId="14" toId="90">
</dataflow>
<dataflow id="338" from="bitcast_ln162_3" to="mul_3_i" fromId="43" toId="91">
</dataflow>
<dataflow id="339" from="weight_read" to="mul_3_i" fromId="14" toId="91">
</dataflow>
<dataflow id="340" from="bitcast_ln162_4" to="mul_4_i" fromId="44" toId="92">
</dataflow>
<dataflow id="341" from="weight_read" to="mul_4_i" fromId="14" toId="92">
</dataflow>
<dataflow id="342" from="bitcast_ln162_5" to="mul_5_i" fromId="45" toId="93">
</dataflow>
<dataflow id="343" from="weight_read" to="mul_5_i" fromId="14" toId="93">
</dataflow>
<dataflow id="344" from="bitcast_ln162_6" to="mul_6_i" fromId="46" toId="94">
</dataflow>
<dataflow id="345" from="weight_read" to="mul_6_i" fromId="14" toId="94">
</dataflow>
<dataflow id="346" from="bitcast_ln162_7" to="mul_7_i" fromId="47" toId="95">
</dataflow>
<dataflow id="347" from="weight_read" to="mul_7_i" fromId="14" toId="95">
</dataflow>
<dataflow id="348" from="bitcast_ln162" to="mul_i" fromId="40" toId="96">
</dataflow>
<dataflow id="349" from="weight_read" to="mul_i" fromId="14" toId="96">
</dataflow>
<dataflow id="350" from="bitcast_ln162_1" to="mul_1_i" fromId="41" toId="97">
</dataflow>
<dataflow id="351" from="weight_read" to="mul_1_i" fromId="14" toId="97">
</dataflow>
<dataflow id="352" from="bitcast_ln162_2" to="mul_2_i" fromId="42" toId="98">
</dataflow>
<dataflow id="353" from="weight_read" to="mul_2_i" fromId="14" toId="98">
</dataflow>
<dataflow id="354" from="bitcast_ln162_3" to="mul_3_i" fromId="43" toId="99">
</dataflow>
<dataflow id="355" from="weight_read" to="mul_3_i" fromId="14" toId="99">
</dataflow>
<dataflow id="356" from="bitcast_ln162_4" to="mul_4_i" fromId="44" toId="100">
</dataflow>
<dataflow id="357" from="weight_read" to="mul_4_i" fromId="14" toId="100">
</dataflow>
<dataflow id="358" from="bitcast_ln162_5" to="mul_5_i" fromId="45" toId="101">
</dataflow>
<dataflow id="359" from="weight_read" to="mul_5_i" fromId="14" toId="101">
</dataflow>
<dataflow id="360" from="bitcast_ln162_6" to="mul_6_i" fromId="46" toId="102">
</dataflow>
<dataflow id="361" from="weight_read" to="mul_6_i" fromId="14" toId="102">
</dataflow>
<dataflow id="362" from="bitcast_ln162_7" to="mul_7_i" fromId="47" toId="103">
</dataflow>
<dataflow id="363" from="weight_read" to="mul_7_i" fromId="14" toId="103">
</dataflow>
<dataflow id="364" from="bitcast_ln162" to="mul_i" fromId="40" toId="104">
</dataflow>
<dataflow id="365" from="weight_read" to="mul_i" fromId="14" toId="104">
</dataflow>
<dataflow id="366" from="bitcast_ln162_1" to="mul_1_i" fromId="41" toId="105">
</dataflow>
<dataflow id="367" from="weight_read" to="mul_1_i" fromId="14" toId="105">
</dataflow>
<dataflow id="368" from="bitcast_ln162_2" to="mul_2_i" fromId="42" toId="106">
</dataflow>
<dataflow id="369" from="weight_read" to="mul_2_i" fromId="14" toId="106">
</dataflow>
<dataflow id="370" from="bitcast_ln162_3" to="mul_3_i" fromId="43" toId="107">
</dataflow>
<dataflow id="371" from="weight_read" to="mul_3_i" fromId="14" toId="107">
</dataflow>
<dataflow id="372" from="bitcast_ln162_4" to="mul_4_i" fromId="44" toId="108">
</dataflow>
<dataflow id="373" from="weight_read" to="mul_4_i" fromId="14" toId="108">
</dataflow>
<dataflow id="374" from="bitcast_ln162_5" to="mul_5_i" fromId="45" toId="109">
</dataflow>
<dataflow id="375" from="weight_read" to="mul_5_i" fromId="14" toId="109">
</dataflow>
<dataflow id="376" from="bitcast_ln162_6" to="mul_6_i" fromId="46" toId="110">
</dataflow>
<dataflow id="377" from="weight_read" to="mul_6_i" fromId="14" toId="110">
</dataflow>
<dataflow id="378" from="bitcast_ln162_7" to="mul_7_i" fromId="47" toId="111">
</dataflow>
<dataflow id="379" from="weight_read" to="mul_7_i" fromId="14" toId="111">
</dataflow>
<dataflow id="381" from="_ssdm_op_SpecPipeline" to="specpipeline_ln161" fromId="380" toId="112">
</dataflow>
<dataflow id="382" from="StgValue_158" to="specpipeline_ln161" fromId="158" toId="112">
</dataflow>
<dataflow id="383" from="StgValue_165" to="specpipeline_ln161" fromId="165" toId="112">
</dataflow>
<dataflow id="384" from="StgValue_165" to="specpipeline_ln161" fromId="165" toId="112">
</dataflow>
<dataflow id="385" from="StgValue_165" to="specpipeline_ln161" fromId="165" toId="112">
</dataflow>
<dataflow id="386" from="empty_3" to="specpipeline_ln161" fromId="168" toId="112">
</dataflow>
<dataflow id="388" from="_ssdm_op_SpecLoopName" to="specloopname_ln160" fromId="387" toId="113">
</dataflow>
<dataflow id="390" from="empty_0" to="specloopname_ln160" fromId="389" toId="113">
</dataflow>
<dataflow id="391" from="bitcast_ln162" to="mul_i" fromId="40" toId="114">
</dataflow>
<dataflow id="392" from="weight_read" to="mul_i" fromId="14" toId="114">
</dataflow>
<dataflow id="393" from="bitcast_ln162_1" to="mul_1_i" fromId="41" toId="115">
</dataflow>
<dataflow id="394" from="weight_read" to="mul_1_i" fromId="14" toId="115">
</dataflow>
<dataflow id="395" from="bitcast_ln162_2" to="mul_2_i" fromId="42" toId="116">
</dataflow>
<dataflow id="396" from="weight_read" to="mul_2_i" fromId="14" toId="116">
</dataflow>
<dataflow id="397" from="bitcast_ln162_3" to="mul_3_i" fromId="43" toId="117">
</dataflow>
<dataflow id="398" from="weight_read" to="mul_3_i" fromId="14" toId="117">
</dataflow>
<dataflow id="399" from="bitcast_ln162_4" to="mul_4_i" fromId="44" toId="118">
</dataflow>
<dataflow id="400" from="weight_read" to="mul_4_i" fromId="14" toId="118">
</dataflow>
<dataflow id="401" from="bitcast_ln162_5" to="mul_5_i" fromId="45" toId="119">
</dataflow>
<dataflow id="402" from="weight_read" to="mul_5_i" fromId="14" toId="119">
</dataflow>
<dataflow id="403" from="bitcast_ln162_6" to="mul_6_i" fromId="46" toId="120">
</dataflow>
<dataflow id="404" from="weight_read" to="mul_6_i" fromId="14" toId="120">
</dataflow>
<dataflow id="405" from="bitcast_ln162_7" to="mul_7_i" fromId="47" toId="121">
</dataflow>
<dataflow id="406" from="weight_read" to="mul_7_i" fromId="14" toId="121">
</dataflow>
<dataflow id="407" from="mul_i" to="bitcast_ln168" fromId="114" toId="122">
</dataflow>
<dataflow id="408" from="mul_1_i" to="bitcast_ln168_1" fromId="115" toId="123">
</dataflow>
<dataflow id="409" from="mul_2_i" to="bitcast_ln168_2" fromId="116" toId="124">
</dataflow>
<dataflow id="410" from="mul_3_i" to="bitcast_ln168_3" fromId="117" toId="125">
</dataflow>
<dataflow id="411" from="mul_4_i" to="bitcast_ln168_4" fromId="118" toId="126">
</dataflow>
<dataflow id="412" from="mul_5_i" to="bitcast_ln168_5" fromId="119" toId="127">
</dataflow>
<dataflow id="413" from="mul_6_i" to="bitcast_ln168_6" fromId="120" toId="128">
</dataflow>
<dataflow id="414" from="mul_7_i" to="bitcast_ln168_7" fromId="121" toId="129">
</dataflow>
<dataflow id="416" from="_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64" to="or_ln168_i" fromId="415" toId="130">
</dataflow>
<dataflow id="417" from="bitcast_ln168_7" to="or_ln168_i" fromId="129" toId="130">
</dataflow>
<dataflow id="418" from="bitcast_ln168_6" to="or_ln168_i" fromId="128" toId="130">
</dataflow>
<dataflow id="419" from="bitcast_ln168_5" to="or_ln168_i" fromId="127" toId="130">
</dataflow>
<dataflow id="420" from="bitcast_ln168_4" to="or_ln168_i" fromId="126" toId="130">
</dataflow>
<dataflow id="421" from="bitcast_ln168_3" to="or_ln168_i" fromId="125" toId="130">
</dataflow>
<dataflow id="422" from="bitcast_ln168_2" to="or_ln168_i" fromId="124" toId="130">
</dataflow>
<dataflow id="423" from="bitcast_ln168_1" to="or_ln168_i" fromId="123" toId="130">
</dataflow>
<dataflow id="424" from="bitcast_ln168" to="or_ln168_i" fromId="122" toId="130">
</dataflow>
<dataflow id="425" from="or_ln168_i" to="muxLogicData_to_write_ln168" fromId="130" toId="131">
</dataflow>
<dataflow id="427" from="_ssdm_op_Write.ap_fifo.volatile.i512P0A" to="write_ln168" fromId="426" toId="132">
</dataflow>
<dataflow id="428" from="dualInfeasUbRay_SVfifo_i" to="write_ln168" fromId="157" toId="132">
</dataflow>
<dataflow id="429" from="or_ln168_i" to="write_ln168" fromId="130" toId="132">
</dataflow>
<dataflow id="430" from="icmp_ln160" to="StgValue_2" fromId="24" toId="2">
</dataflow>
<dataflow id="431" from="icmp_ln160" to="StgValue_7" fromId="24" toId="7">
</dataflow>
</dataflows>


</stg>
