<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.rcuk.ac.uk/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.rcuk.ac.uk:80/organisation/68D0E3C9-9246-4CFC-B5E9-48584CF82993"><gtr:id>68D0E3C9-9246-4CFC-B5E9-48584CF82993</gtr:id><gtr:name>University of Manchester</gtr:name><gtr:department>Computer Science</gtr:department><gtr:address><gtr:line1>Oxford Road</gtr:line1><gtr:city>Manchester</gtr:city><gtr:postCode>M13 9PL</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/68D0E3C9-9246-4CFC-B5E9-48584CF82993"><gtr:id>68D0E3C9-9246-4CFC-B5E9-48584CF82993</gtr:id><gtr:name>University of Manchester</gtr:name><gtr:address><gtr:line1>Oxford Road</gtr:line1><gtr:city>Manchester</gtr:city><gtr:postCode>M13 9PL</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/AB708D17-12B4-4082-8D7E-B594F64494B7"><gtr:id>AB708D17-12B4-4082-8D7E-B594F64494B7</gtr:id><gtr:firstName>James</gtr:firstName><gtr:otherNames>David</gtr:otherNames><gtr:surname>Garside</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/A7CF13C5-D210-4B9E-AA7D-66197B259458"><gtr:id>A7CF13C5-D210-4B9E-AA7D-66197B259458</gtr:id><gtr:firstName>Alasdair</gtr:firstName><gtr:surname>Rawsthorne</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/B55696C6-E4A1-41AB-84D2-8F7E3735163A"><gtr:id>B55696C6-E4A1-41AB-84D2-8F7E3735163A</gtr:id><gtr:firstName>Douglas</gtr:firstName><gtr:otherNames>Andrew</gtr:otherNames><gtr:surname>Edwards</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/E7015D6B-3846-4E4F-A5BB-CBF9B025EB07"><gtr:id>E7015D6B-3846-4E4F-A5BB-CBF9B025EB07</gtr:id><gtr:firstName>Stephen</gtr:firstName><gtr:surname>Furber</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.rcuk.ac.uk:80/projects?ref=EP%2FI038306%2F1"><gtr:id>C019D51E-9080-4E04-B2E2-924DE1D86A82</gtr:id><gtr:title>Globally Asynchronous Elastic Logic Synthesis (GAELS)</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/I038306/1</gtr:grantReference><gtr:abstractText>This project will develop an integrated theoretical and practical foundation for new methods and CAD tools to support the design of various types of systems with mixed synchronous-asynchronous operation. The crucial novelty will be in the use of the Elastic Logic principles when arranging interaction between blocks, partitioning the system into multi-block components ('localities').It will for the first time provide a pragmatic way of automating the design of mixed synchronous-asynchronous systems with varying granularity level, thereby leading to the development and application of systematic optimization techniques to obtain solutions targeted at the key design issues for deep submicron DSM and 3D implementation technologies, such as process variation power dissipation, area and speed.

The project will deliver new theoretical models and algorithms for data-flow representation of systems for timing and power elasticity, automated partitioning of globally synchronous systems into subsystems with local synchronism, automated conversion of systems to elastic form and introduction of asynchronous protocols, design of synchronous-asynchronous interfaces and integration of the new methods into an appropriate industrial CAD environment. The new methods will be tested using an advanced case study from the industrial collaborators, using an advanced DSM technology.</gtr:abstractText><gtr:fund><gtr:end>2015-03-31</gtr:end><gtr:funder url="http://gtr.rcuk.ac.uk:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2011-10-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>411043</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs><gtr:impactSummaryOutput><gtr:description>While early for looking at further impact the results may facilitate future systems-on-silicon being more capable and, in particular, more power efficient.

The research work is now being used as core technology for a start-up company (Reconfigure.io).</gtr:description><gtr:firstYearOfImpact>2016</gtr:firstYearOfImpact><gtr:id>6D9F96A6-0B69-40D1-8E12-A908235990AF</gtr:id><gtr:impactTypes/><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics</gtr:sector></gtr:impactSummaryOutput></gtr:impactSummaryOutputs><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>The objective was to prototype an automated method of partitioning an electronic circuit design in a novel - and potentially beneficial way. The development of automated tools allows a designer greater freedom to explore and thus produce designs which are better optimised for particular goals. For most conventionally produced code an automated mechanism for identifying parts of a design which can be grouped together but separated from each other 'elastically' has been achieved; partitioning may occur in ways unexpected by the original designer.

In addition some work on asynchronous interconnection - to link elastic blocks - and fault tolerance has produced some results which may assist with on-chip interconnection.</gtr:description><gtr:exploitationPathways>Both tools and the published ideas generated may be of benefit in optimising future microelectronics designs for performance or power consumption optimisation.

Technology has been adopted in a commercial start-up venture.</gtr:exploitationPathways><gtr:id>0F64BF0D-6074-42E5-958D-E9C42EBEF7FF</gtr:id><gtr:sectors><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics</gtr:sector></gtr:sectors><gtr:url>https://github.com/balangs/eTeak</gtr:url></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs><gtr:softwareAndTechnicalProductOutput><gtr:description>This is eTeak. A synchronous/asycnhronous synthesis backend for the CSP-based language of Balsa. eTeak inherits the following from its predecessor system, Teak:

 A synthesiser from Balsa to Teak component networks
 A mechanism to plot those networks
 A language-level simulator for Balsa
 A programmable peephole optimiser for component networks
 A GUI to drive and visualise optimisation choices
 A prototype `back end' to generate Verilog gate-level implementations of Teak components

What's new about eTeak:

 A Synchronous Elastic Dataflow backend for Balsa language
 Adopts Synchronous Elastic Protocol (SELF)
 Supports Synchronous, Asynchronous and Elastic protocols towards GALS synthesis
 Inherits a powerful visualisation engine from Teak to visualise synchronous and mixed signal interactions
 Supports De-Elastisation (From Asynchrony to Synchrony) and De-Synchronisation (From Synchrony to Asynchrony)
 Fast growing collaboration between Academia and Industry

Despite the fact that there are many High-Level Synthesis tools developed in Academia and Industry, just a handful of them provide the source code for the researchers including LegUP and Chisel (which has been rebranded from a HLS tool to a HDL flow suitable for constructing large-scale hardware). eTeak is the first open-source framework that exploits asynchronous synthesis techniques to realise fine-grained synchronous circuits capable of running at different clock frequencies.</gtr:description><gtr:id>C74D94D3-F12C-43C4-8456-716C6763103B</gtr:id><gtr:impact>Ongoing attempts at commercialisation.</gtr:impact><gtr:openSourceLicense>true</gtr:openSourceLicense><gtr:title>The eTeak Synthesis Framework</gtr:title><gtr:type>Software</gtr:type><gtr:url>https://github.com/balangs/eTeak</gtr:url><gtr:yearFirstProvided>2015</gtr:yearFirstProvided></gtr:softwareAndTechnicalProductOutput></gtr:softwareAndTechnicalProductOutputs><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/0E4B4C4B-D452-4F82-A4ED-F9396C9911BA"><gtr:id>0E4B4C4B-D452-4F82-A4ED-F9396C9911BA</gtr:id><gtr:title>Protecting QDI interconnects from transient faults using delay-insensitive redundant check codes</gtr:title><gtr:parentPublicationTitle>Microprocessors and Microsystems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/fbbcd8be348fe82a36417157e4d2d5f4"><gtr:id>fbbcd8be348fe82a36417157e4d2d5f4</gtr:id><gtr:otherNames>Zhang G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/11D81EB4-FA9D-4D04-B0A0-A3065410F47A"><gtr:id>11D81EB4-FA9D-4D04-B0A0-A3065410F47A</gtr:id><gtr:title>On-line detection of the deadlocks caused by permanently faulty links in quasi-delay insensitive networks on chip</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/12720bddcaffb009ff0446d3895a4f23"><gtr:id>12720bddcaffb009ff0446d3895a4f23</gtr:id><gtr:otherNames>Song W</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:isbn>9781450328166</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/2B09B2F4-3F6E-4009-8A32-1824B65BB615"><gtr:id>2B09B2F4-3F6E-4009-8A32-1824B65BB615</gtr:id><gtr:title>Automatic Controller Detection for Large Scale RTL Designs</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/12720bddcaffb009ff0446d3895a4f23"><gtr:id>12720bddcaffb009ff0446d3895a4f23</gtr:id><gtr:otherNames>Song W</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/5A44B840-30F4-4734-A146-684B1932F958"><gtr:id>5A44B840-30F4-4734-A146-684B1932F958</gtr:id><gtr:title>eTeak: A Data-driven Synchronous Elastic Synthesiser</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/cd5a593d6c03de34774c89f84cb35c01"><gtr:id>cd5a593d6c03de34774c89f84cb35c01</gtr:id><gtr:otherNames>Mahdi Jelodari Mamaghani (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/C7FCE76E-4D9E-4A7A-A73C-83F0A0D1B502"><gtr:id>C7FCE76E-4D9E-4A7A-A73C-83F0A0D1B502</gtr:id><gtr:title>Transient Fault Tolerant QDI Interconnects Using Redundant Check Code</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/fbbcd8be348fe82a36417157e4d2d5f4"><gtr:id>fbbcd8be348fe82a36417157e4d2d5f4</gtr:id><gtr:otherNames>Zhang G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/6BF55599-F926-4AEB-B718-2493173158B9"><gtr:id>6BF55599-F926-4AEB-B718-2493173158B9</gtr:id><gtr:title>Deadlock Recovery in Asynchronous Networks on Chip in the Presence of Transient Faults</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/fbbcd8be348fe82a36417157e4d2d5f4"><gtr:id>fbbcd8be348fe82a36417157e4d2d5f4</gtr:id><gtr:otherNames>Zhang G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/EA3E8D91-0835-404C-8D38-8A06946CA7B9"><gtr:id>EA3E8D91-0835-404C-8D38-8A06946CA7B9</gtr:id><gtr:title>Automatic Clock: A Promising Approach toward GALSification</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/c70c900b0488e555d057b2192ff46a30"><gtr:id>c70c900b0488e555d057b2192ff46a30</gtr:id><gtr:otherNames>Mamaghani M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/405A29AD-F14B-4D9F-95BA-258128DFBED0"><gtr:id>405A29AD-F14B-4D9F-95BA-258128DFBED0</gtr:id><gtr:title>High-level synthesis of elasticity : from models to circuits</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/65765cacd69c3dbcdf3c59d29b1be555"><gtr:id>65765cacd69c3dbcdf3c59d29b1be555</gtr:id><gtr:otherNames>Jelodari Mamaghani Mahdi</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/B5575690-B8AD-4BE1-B9DE-03F414232900"><gtr:id>B5575690-B8AD-4BE1-B9DE-03F414232900</gtr:id><gtr:title>An Asynchronous SDM Network-on-Chip Tolerating Permanent Faults</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/fbbcd8be348fe82a36417157e4d2d5f4"><gtr:id>fbbcd8be348fe82a36417157e4d2d5f4</gtr:id><gtr:otherNames>Zhang G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/AC405608-C1DF-47B1-A6D0-08602C892BE1"><gtr:id>AC405608-C1DF-47B1-A6D0-08602C892BE1</gtr:id><gtr:title>De-Elastisation: From Asynchronous Dataflows to Synchronous Circuits</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/245fa08fdbda83c25ddaa6fda48d77a1"><gtr:id>245fa08fdbda83c25ddaa6fda48d77a1</gtr:id><gtr:otherNames>Mamaghani M.J.</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/83CE1B8E-7A83-4C19-9245-CB19AC9C5469"><gtr:id>83CE1B8E-7A83-4C19-9245-CB19AC9C5469</gtr:id><gtr:title>Optimised Synthesis of Asynchronous Elastic Dataflows by Leveraging Clocked EDA</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/c70c900b0488e555d057b2192ff46a30"><gtr:id>c70c900b0488e555d057b2192ff46a30</gtr:id><gtr:otherNames>Mamaghani M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/I038306/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects/><gtr:researchTopics><gtr:researchTopic><gtr:id>D05BC2E0-0345-4A3F-8C3F-775BC42A0819</gtr:id><gtr:text>Unclassified</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>