Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 14 00:56:29 2024
| Host         : 7R74KS3-A081 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     2 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             245 |           61 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              79 |           31 |
| Yes          | No                    | No                     |             130 |           34 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             230 |           52 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                                              Enable Signal                                              |                                               Set/Reset Signal                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/digilent_jstk2_0/U0/jstk_x[9]_i_1_n_0                                                        |                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/read_reg[7]_i_2_n_0    | design_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/read_reg[7]_i_1_n_0         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/miso_data_o[7]_i_1_n_0 |                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                         | design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                         | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr[3]_i_2_n_0        | design_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr[3]_i_1_n_0             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                           | design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                         |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                         | design_1_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_1_n_0                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                           | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                         |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1_n_0   |                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                         | design_1_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr[9]_i_1_n_0         |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                         | design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                         | design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/digilent_jstk2_0/U0/delay_counter_0                                                          | design_1_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_1_n_0                                           |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                         | design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                6 |             15 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                         | design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                6 |             15 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/E[0]                              | design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                6 |             21 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/rdpp1_inst/E[0]                              | design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                5 |             21 |         4.20 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift0_in[23]                              |                                                                                                              |                4 |             23 |         5.75 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_r_shift[23]                                  |                                                                                                              |                5 |             23 |         4.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_shift_2                                    |                                                                                                              |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_r_3                                          | design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_1_n_0                                     |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_4                                          | design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_1_n_0                                     |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_r_shift_1                                    |                                                                                                              |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/moving_average_filte_0/U0/temp_tdata[23]_i_1_n_0                                             |                                                                                                              |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                       | design_1_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                9 |             31 |         3.44 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                       | design_1_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                7 |             31 |         4.43 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l0                                           | design_1_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_1_n_0                                     |                9 |             48 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                         |                                                                                                              |               32 |            121 |         3.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                         |                                                                                                              |               31 |            126 |         4.06 |
+-------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


