Running: /mnt/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/db1086/Desktop/erste_schritte_in_vhdl__loesung/ise/testbench_and_isim_beh.exe -prj /home/db1086/Desktop/erste_schritte_in_vhdl__loesung/ise/testbench_and_beh.prj work.testbench_and 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Parsing VHDL file "/home/db1086/Desktop/erste_schritte_in_vhdl__loesung/ise/../rtl/and_gate.vhd" into library work
Parsing VHDL file "/home/db1086/Desktop/erste_schritte_in_vhdl__loesung/ise/../tb/testbench_and.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97588 KB
Fuse CPU Usage: 840 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity and_gate [and_gate_default]
Compiling architecture behavior of entity testbench_and
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable /home/db1086/Desktop/erste_schritte_in_vhdl__loesung/ise/testbench_and_isim_beh.exe
Fuse Memory Usage: 931244 KB
Fuse CPU Usage: 1000 ms
GCC CPU Usage: 300 ms
