#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jun  7 14:34:45 2019
# Process ID: 43480
# Current directory: C:/Users/Public/Vivado/ECE544_PROJv3/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent38840 C:\Users\Public\Vivado\ECE544_PROJv3\project_1\project_1.xpr
# Log file: C:/Users/Public/Vivado/ECE544_PROJv3/project_1/vivado.log
# Journal file: C:/Users/Public/Vivado/ECE544_PROJv3/project_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/Ryan Bornhorst/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project C:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.xpr
WARNING: [Board 49-91] Board repository path 'C:XilinxVivadoÅ8.2dataoards' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Ryan Bornhorst/AppData/Roaming/Xilinx/Vivado/XilinxVivadoÅ8.2dataoards'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Public/Vivado/ECE544_PROJv3/ip_repo/CameraIP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ryan Bornhorst/Desktop/ECE544/ProjectGS/repositories/digilentip-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ryan Bornhorst/Desktop/ECE544/ProjectGS/repositories/ece544ip-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'embsys.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
embsys_CameraIP_0_3

open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 912.223 ; gain = 195.992
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/embsys.bd}
Adding cell -- xilinx.com:user:nexys4IO:2.0 - nexys4IO_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:fit_timer:2.0 - fit_timer_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:user:CameraIP:1.0 - CameraIP_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /CameraIP_0/sysreset_n(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out2(clk) and /CameraIP_0/clk50(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out3(clk) and /CameraIP_0/clk25(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <embsys> from BD file <C:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/embsys.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 944.270 ; gain = 25.402
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:CameraIP:1.0 [get_ips  embsys_CameraIP_0_3] -log ip_upgrade.log
Upgrading 'C:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/embsys.bd'
INFO: [IP_Flow 19-3422] Upgraded embsys_CameraIP_0_3 (CameraIP_v1.0 1.0) from revision 24 to revision 25
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out2(clk) and /CameraIP_0_upgraded_ipi/clk50(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out3(clk) and /CameraIP_0_upgraded_ipi/clk25(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /CameraIP_0_upgraded_ipi/sysreset_n(undef)
Wrote  : <C:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/embsys.bd> 
Wrote  : <C:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/ui/bd_bcf741d3.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Public/Vivado/ECE544_PROJv3/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips embsys_CameraIP_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/embsys.bd]
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
Wrote  : <C:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/embsys.bd> 
VHDL Output written to : C:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/synth/embsys.v
VHDL Output written to : C:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/sim/embsys.v
VHDL Output written to : C:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/hdl/embsys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block nexys4IO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CameraIP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
Exporting to file C:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/hw_handoff/embsys.hwh
Generated Block Design Tcl file C:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/hw_handoff/embsys_bd.tcl
Generated Hardware Definition File C:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/synth/embsys.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1097.391 ; gain = 115.395
catch { config_ip_cache -export [get_ips -all embsys_CameraIP_0_3] }
export_ip_user_files -of_objects [get_files C:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/embsys.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/embsys.bd]
launch_runs -jobs 4 embsys_CameraIP_0_3_synth_1
[Fri Jun  7 14:36:08 2019] Launched embsys_CameraIP_0_3_synth_1...
Run output will be captured here: C:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.runs/embsys_CameraIP_0_3_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.srcs/sources_1/bd/embsys/embsys.bd] -directory C:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Public/Vivado/ECE544_PROJv3/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  7 14:37:48 2019...
