
AVRASM ver. 2.2.8  C:\Users\doria\OneDrive\Namizje\ASSEMBLY KRT IGRA\krti in krtine\krti in krtine\main.asm Thu Dec 28 18:26:06 2023

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\doria\OneDrive\Namizje\ASSEMBLY KRT IGRA\krti in krtine\krti in krtine\main.asm(7): warning: Register r26 already defined by the .DEF directive
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
                                 
                                 .def tocke = r20
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 .def tocke_to_ascii_enice = r21
                                 .def tocke_to_ascii_desetice = r22
                                 .def pinb_stanje = r23
                                 .def gumb_checker = r24
                                 .def krt_number = r25
                                 .def temp_reg = r26
                                 .org 0x0034
                                 setup:
000034 ef0f                      	ldi r16, 0xff
000035 b904                      	out ddrb, r16
000036 b90a                      	out ddrd, r16
000037 9828                      	cbi portb, 0
000038 d789                      	rcall inicializacija
000039 e0f4                      	ldi zh, high(load * 2)
00003a e0e0                      	ldi zl, low(load * 2)
                                 
                                 	.org 0x0200
                                 load:
000200 0102
000201 0304
000202 0201
000203 0403
000204 0103
000205 0402
000206 0302
000207 0401
000208 0104
000209 0302
00020a 0402
00020b 0103
00020c 0301
00020d 0204
00020e 0402
00020f 0301
000210 0203
000211 0401
000212 0301
000213 0402
000214 0104
000215 0203
000216 0403
000217 0201
000218 0401
000219 0203
00021a 0402
00021b 0301
00021c 0201
00021d 0304
00021e 0304
00021f 0201
000220 0401
000221 0203
000222 0204
000223 0103
000224 0304
000225 0201
000226 0201
000227 0403
000228 0304
000229 0201
00022a 0203
00022b 0401
00022c 0104
00022d 0302
00022e 0402
00022f 0301
000230 0103
000231 0204
000232 0201
000233 0403
000234 0304
000235 0201
000236 0203
000237 0401
000238 0104
000239 0302
00023a 0402
00023b 0201
00023c 0303
00023d 0401
C:\Users\doria\OneDrive\Namizje\ASSEMBLY KRT IGRA\krti in krtine\krti in krtine\main.asm(20): warning: .cseg .db misalignment - padding zero byte
00023e 0002                      	.db 2, 1, 4, 3, 1, 2, 3, 4, 3, 1, 2, 4, 2, 3, 1, 4, 4, 1, 2, 3, 2, 4, 3, 1, 1, 3, 4, 2, 2, 4, 1, 3, 3, 2, 1, 4, 1, 3, 2, 4, 4, 1, 3, 2, 3, 4, 1, 2, 1, 4, 3, 2, 2, 4, 1, 3, 1, 2, 4, 3, 4, 3, 1, 2, 1, 4, 3, 2, 4, 2, 3, 1, 4, 3, 1, 2, 1, 2, 3, 4, 4, 3, 1, 200023f 940c 0241                 , 3, 2, 1, 4, 4, 1, 2, 3, 2, 4, 1, 3, 3, 1, 4, 2, 1, 2, 3, 4, 4, 3, 1, 2, 3, 2, 1, 4, 4, 1, 2, 3, 2, 4, 1, 2, 3, 3, 1, 4, 2
                                 	jmp program
                                 
                                 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 ///////////////////////////////////////////////////// GLAVNI PROGRAM //////////////////////////////////////////////////////////////////
                                 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 
000241 940e 031f                 program:
000243 940c 0294                 	call you_lost_screen
000245 940c 0241                 	jmp loop
                                 	jmp program
                                 
                                 ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 ///////////////////////////////////////////// TUKAJ SO FUNKCIJE ZA PRAVILNE PRITISKE GUMBOV ////////////////////////////////////////////
                                 
000247 b173                      pritisk_gumba:
000248 637c                      	in pinb_stanje, pinb
000249 9576                      	ori pinb_stanje, 0b0011_1100
00024a 9576                      	lsr pinb_stanje
00024b 3070                      	lsr pinb_stanje
00024c f409                      	cpi pinb_stanje, 0
00024d 9508                      	brne krt_to_checker
                                 	ret
00024e 3081                      	krt_to_checker:
00024f f4c1                      		cpi gumb_checker, 1
000250 3082                      		brne ena_v_ena
000251 f4c9                      		cpi gumb_checker, 2
000252 3083                      		brne dva_v_tri
000253 f4d1                      		cpi gumb_checker, 3
000254 3084                      		brne tri_v_stiri
000255 f4d9                      		cpi gumb_checker, 4
000256 940c 024e                 		brne stiri_v_osem
                                 		jmp krt_to_checker
000258 1778                      	checker_krt1:
000259 f0f1                      		cp pinb_stanje, gumb_checker
00025a 940c 0287                 		breq krt1_ven_pravilno_loopx
                                 		jmp krt1_ven_narobe_loopx
00025c 1778                      	checker_krt2:
00025d f0e9                      		cp pinb_stanje, gumb_checker
00025e 940c 0284                 		breq krt2_ven_pravilno_loopx
                                 		jmp krt2_ven_narobe_loopx
000260 1778                      	checker_krt3:
000261 f0e1                      		cp pinb_stanje, gumb_checker
000262 940c 028a                 		breq krt3_ven_pravilno_loopx
                                 		jmp krt3_ven_narobe_loopx
000264 1778                      	checker_krt4:
000265 f0d9                      		cp pinb_stanje, gumb_checker
000266 940c 028d                 		breq krt4_ven_pravilno_loopx
                                 		jmp krt4_ven_narobe_loopx
000268 e081                      	ena_v_ena:
000269 940c 0258                 		ldi gumb_checker, 1
                                 		jmp checker_krt1
00026b e082                      	dva_v_tri:
00026c 940c 025c                 		ldi gumb_checker, 2
                                 		jmp checker_krt2
00026e e084                      	tri_v_stiri:
00026f 940c 0260                 		ldi gumb_checker, 4
                                 		jmp checker_krt3
000271 e088                      	stiri_v_osem:
000272 940c 0264                 		ldi gumb_checker, 8
                                 		jmp checker_krt4
000274 9543                      	tocke_plus:
                                 		inc tocke
000275 954a                      	tocke_minus:
000276 f0c8                      		dec r20
000277 954a                      		brcs you_lost_loop
                                 		dec r20 
                                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
000278 940e 0278                 krt1_ven_pravilno_loopx:
00027a 9508                      	call krt1_ven_pravilno_loopx 
                                 	ret
00027b 940e 027b                 krt2_ven_pravilno_loopx:
00027d 9508                      	call krt2_ven_pravilno_loopx 
                                 	ret
00027e 940e 027e                 krt3_ven_pravilno_loopx:
000280 9508                      	call krt3_ven_pravilno_loopx 
                                 	ret
000281 940e 0281                 krt4_ven_pravilno_loopx:
000283 9508                      	call krt4_ven_pravilno_loopx 
                                 	ret
000284 940e 030c                 krt2_ven_narobe_loopx:
000286 9508                      	call krt2_ven_narobe_loop
                                 	ret
000287 940e 0307                 krt1_ven_narobe_loopx:
000289 9508                      	call krt1_ven_narobe_loop
                                 	ret
00028a 940e 0311                 krt3_ven_narobe_loopx:
00028c 9508                      	call krt3_ven_narobe_loop
                                 	ret
00028d 940e 0316                 krt4_ven_narobe_loopx:
00028f 9508                      	call krt4_ven_narobe_loop
                                 	ret
                                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
000290 940c 031f                 you_lost_loop:
000292 940e 0294                 	jmp you_lost_screen
                                 	call loop
000294 cfff                      	loop:
                                 		rjmp loop
                                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
000295 e24e                      load_tocke:
000296 940e 029b                 	ldi r20, 46
000298 940e 02a6                 	call deljenje_r20
00029a 9508                      	call ascii_converter
                                 	ret
00029b 2f54                      	deljenje_r20:
00029c e0aa                      		mov tocke_to_ascii_enice, r20
00029d c000                      		ldi temp_reg, 10
                                 		rjmp deljenje
00029e 9563                      	deljenje:
00029f 1b5a                      		inc tocke_to_ascii_desetice
0002a0 f010                      		sub tocke_to_ascii_enice, temp_reg
0002a1 940c 029e                 		brcs rezultat
                                 		jmp deljenje
0002a3 0f5a                      	rezultat:
0002a4 956a                      		add tocke_to_ascii_enice, temp_reg
0002a5 9508                      		dec tocke_to_ascii_desetice
                                 		ret
0002a6 e3a0                      	ascii_converter:
0002a7 0f5a                      		ldi temp_reg, '0'
0002a8 0f6a                      		add tocke_to_ascii_enice, temp_reg
0002a9 9508                      		add tocke_to_ascii_desetice, temp_reg
                                 		ret
                                 
                                 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 
0002aa 940c 02ac                 read:
                                 	jmp read_r19
0002ac 9135                      	read_r19:
0002ad 3030                      		lpm r19, z+
0002ae f439                      		cpi r19, 0
0002af 940c 02b2                 		brne pick_random_krt
0002b1 9508                      		jmp set_z_reg
                                 		ret
0002b2 e0f4                      	set_z_reg:
0002b3 e0e0                      		ldi zh, high(load * 2)
0002b4 940c 02ac                 		ldi zl, low(load * 2)
                                 		jmp read_r19
0002b6 3031                      	pick_random_krt:
0002b7 f039                      		cpi r19, 1
0002b8 3032                      		breq krt1_ven_loop
0002b9 f081                      		cpi r19, 2
0002ba 3033                      		breq krt2_ven_loop
0002bb f0c9                      		cpi r19, 3
0002bc 3034                      		breq krt3_ven_loop
0002bd f111                      		cpi r19, 4
0002be 9508                      		breq krt4_ven_loop
                                 		ret
                                 		
                                 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 /////////////////////////////////////////////// FUNKCIJE ZA PRIKLIC ZASLONOV /////////////////////////////////////////////////////////	
                                 
0002bf 2f83                      krt1_ven_loop:
0002c0 940c 03cc                 	mov gumb_checker, r19
0002c2 940e 0806                 	jmp krt1_ven
0002c4 940e 0806                 	call delay_seconds
0002c6 940e 0806                 	call delay_seconds
0002c8 2788                      	call delay_seconds
0002c9 9508                      	clr gumb_checker
                                 	ret 
0002ca 2f83                      krt2_ven_loop:
0002cb 940c 0430                 	mov gumb_checker, r19
0002cd 940e 0806                 	jmp krt2_ven
0002cf 940e 0806                 	call delay_seconds
0002d1 940e 0806                 	call delay_seconds
0002d3 2788                      	call delay_seconds
0002d4 9508                      	clr gumb_checker
                                 	ret
0002d5 2f83                      krt3_ven_loop:
0002d6 940c 0494                 	mov gumb_checker, r19
0002d8 940e 0806                 	jmp krt3_ven
0002da 940e 0806                 	call delay_seconds
0002dc 940e 0806                 	call delay_seconds
0002de 2788                      	call delay_seconds
0002df 9508                      	clr gumb_checker
                                 	ret
0002e0 2f83                      krt4_ven_loop:
0002e1 940c 04f6                 	mov gumb_checker, r19
0002e3 940e 0806                 	jmp krt4_ven
0002e5 940e 0806                 	call delay_seconds
0002e7 940e 0806                 	call delay_seconds
0002e9 2788                      	call delay_seconds
0002ea 9508                      	clr gumb_checker
                                 	ret
                                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
0002eb 940e 0295                 krt1_ven_pravilno_loop:
0002ed 940c 068e                 	call load_tocke
0002ef 940e 0806                 	jmp krt1_ven_pravilno
0002f1 9508                      	call delay_seconds
                                 	ret
0002f2 940e 0295                 krt2_ven_pravilno_loop:
0002f4 940c 06cc                 	call load_tocke
0002f6 940e 0806                 	jmp krt2_ven_pravilno
0002f8 9508                      	call delay_seconds
                                 	ret
0002f9 940e 0295                 krt3_ven_pravilno_loop:
0002fb 940c 0715                 	call load_tocke
0002fd 940e 0806                 	jmp krt3_ven_pravilno
0002ff 9508                      	call delay_seconds
                                 	ret
000300 940e 0295                 krt4_ven_pravilno_loop:
000302 940c 0767                 	call load_tocke
000304 940e 0806                 	jmp krt4_ven_pravilno
000306 9508                      	call delay_seconds
                                 	ret
                                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
000307 940c 055a                 krt1_ven_narobe_loop:
000309 940e 0295                 	jmp krt1_ven_narobe
00030b 9508                      	call load_tocke
                                 	ret
00030c 940c 0598                 krt2_ven_narobe_loop:
00030e 940e 0295                 	jmp krt2_ven_narobe
000310 9508                      	call load_tocke
                                 	ret
000311 940c 05e1                 krt3_ven_narobe_loop:
000313 940e 0295                 	jmp krt3_ven_narobe
000315 9508                      	call load_tocke
                                 	ret
000316 940c 0633                 krt4_ven_narobe_loop:
000318 940e 0295                 	jmp krt4_ven_narobe
00031a 9508                      	call load_tocke
                                 	ret
                                 
                                 /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 /////////////////////////////////////// TUKAJ SO SLIKE KRTOV IN NJIHOVE FUNKCIJE ////////////////////////////////////////////////
00031b e001                      lcd_off:
00031c d4b6                      	ldi   R16, 0x01         ;zbriemo LCD
00031d d4e1                          rcall komanda           ;polemo komando
00031e 9508                          rcall delay_ms
                                 	ret
                                 
00031f e200                      you_lost_screen:
000320 d4c3                      	LDI   R16, ' '
000321 d4dd                      	RCALL podatki          
000322 e200                          RCALL delay_ms
000323 d4c0                      	LDI   R16, ' '
000324 d4da                      	RCALL podatki          
000325 e200                          RCALL delay_ms
000326 d4bd                      	LDI   R16, ' '
000327 d4d7                      	RCALL podatki          
000328 e200                          RCALL delay_ms
000329 d4ba                      	LDI   R16, ' '
00032a d4d4                      	RCALL podatki          
00032b e509                          RCALL delay_ms
00032c d4b7                      	LDI   R16, 'Y'
00032d d4d1                      	RCALL podatki          
00032e e40f                          RCALL delay_ms
00032f d4b4                      	LDI   R16, 'O'
000330 d4ce                      	RCALL podatki          
000331 e505                          RCALL delay_ms
000332 d4b1                      	LDI   R16, 'U'
000333 d4cb                      	RCALL podatki          
000334 e200                          RCALL delay_ms
000335 d4ae                      	LDI   R16, ' '
000336 d4c8                      	RCALL podatki          
000337 e40c                          RCALL delay_ms
000338 d4ab                      	LDI   R16, 'L'
000339 d4c5                      	RCALL podatki          
00033a e40f                          RCALL delay_ms
00033b d4a8                      	LDI   R16, 'O'
00033c d4c2                      	RCALL podatki          
00033d e503                          RCALL delay_ms
00033e d4a5                      	LDI   R16, 'S'
00033f d4bf                      	RCALL podatki          
000340 e504                          RCALL delay_ms
000341 d4a2                      	LDI   R16, 'T'
000342 d4bc                      	RCALL podatki          
                                     RCALL delay_ms
000343 ec00                      	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
000344 d48e                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000345 d4b9                          RCALL komanda
                                     RCALL delay_ms
000346 e200                      	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
000347 d49c                      	LDI   R16, ' '
000348 d4b6                      	RCALL podatki          
000349 e200                          RCALL delay_ms
00034a d499                      	LDI   R16, ' '
00034b d4b3                      	RCALL podatki          
00034c e200                          RCALL delay_ms
00034d d496                      	LDI   R16, ' '
00034e d4b0                      	RCALL podatki          
00034f e200                          RCALL delay_ms
000350 d493                      	LDI   R16, ' '
000351 d4ad                      	RCALL podatki          
000352 e200                          RCALL delay_ms
000353 d490                      	LDI   R16, ' '
000354 d4aa                      	RCALL podatki          
000355 e40c                          RCALL delay_ms
000356 d48d                      	LDI   R16, 'L'
000357 d4a7                      	RCALL podatki          
000358 e40f                          RCALL delay_ms
000359 d48a                      	LDI   R16, 'O'
00035a d4a4                      	RCALL podatki          
00035b e40f                          RCALL delay_ms
00035c d487                      	LDI   R16, 'O'
00035d d4a1                      	RCALL podatki          
00035e e503                          RCALL delay_ms
00035f d484                      	LDI   R16, 'S'
000360 d49e                      	RCALL podatki          
000361 e405                          RCALL delay_ms
000362 d481                      	LDI   R16, 'E'
000363 d49b                      	RCALL podatki          
000364 e502                          RCALL delay_ms
000365 d47e                      	LDI   R16, 'R'
000366 d498                      	RCALL podatki          
000367 9508                          RCALL delay_ms
                                 	ret
                                 
000368 e200                      display1:
000369 d47a                      	LDI   R16, ' '
00036a d494                      	RCALL podatki          
00036b e200                          RCALL delay_ms
00036c d477                      	LDI   R16, ' '
00036d d491                      	RCALL podatki          
00036e e200                          RCALL delay_ms
00036f d474                      	LDI   R16, ' '
000370 d48e                      	RCALL podatki          
000371 e200                          RCALL delay_ms
000372 d471                      	LDI   R16, ' '
000373 d48b                      	RCALL podatki          
000374 e200                          RCALL delay_ms
000375 d46e                      	LDI   R16, ' '
000376 d488                      	RCALL podatki          
000377 e200                          RCALL delay_ms
000378 d46b                      	LDI   R16, ' '
000379 d485                      	RCALL podatki          
00037a e200                          RCALL delay_ms
00037b d468                      	LDI   R16, ' '
00037c d482                      	RCALL podatki          
00037d e200                          RCALL delay_ms
00037e d465                      	LDI   R16, ' '
00037f d47f                      	RCALL podatki          
000380 e200                          RCALL delay_ms
000381 d462                      	LDI   R16, ' '
000382 d47c                      	RCALL podatki          
000383 e200                          RCALL delay_ms
000384 d45f                      	LDI   R16, ' '
000385 d479                      	RCALL podatki          
000386 e200                          RCALL delay_ms
000387 d45c                      	LDI   R16, ' '
000388 d476                      	RCALL podatki          
000389 e200                          RCALL delay_ms
00038a d459                      	LDI   R16, ' '
00038b d473                      	RCALL podatki          
00038c e200                          RCALL delay_ms
00038d d456                      	LDI   R16, ' '
00038e d470                      	RCALL podatki          
00038f e200                          RCALL delay_ms
000390 d453                      	LDI   R16, ' '
000391 d46d                      	RCALL podatki          
000392 e200                          RCALL delay_ms
000393 d450                      	LDI   R16, ' '
000394 d46a                      	RCALL podatki          
000395 e200                          RCALL delay_ms
000396 d44d                      	LDI   R16, ' '
000397 d467                      	RCALL podatki          
                                     RCALL delay_ms
000398 ec00                      	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
000399 d439                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
00039a d464                          RCALL komanda
                                     RCALL delay_ms
00039b e505                      	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
00039c d447                      	LDI   R16, 'U'
00039d d461                      	RCALL podatki          
00039e e200                          RCALL delay_ms
00039f d444                      	LDI   R16, ' '
0003a0 d45e                      	RCALL podatki          
0003a1 e200                          RCALL delay_ms
0003a2 d441                      	LDI   R16, ' '
0003a3 d45b                      	RCALL podatki          
0003a4 e505                          RCALL delay_ms
0003a5 d43e                      	LDI   R16, 'U'
0003a6 d458                      	RCALL podatki          
0003a7 e200                          RCALL delay_ms
0003a8 d43b                      	LDI   R16, ' '
0003a9 d455                      	RCALL podatki          
0003aa e200                          RCALL delay_ms
0003ab d438                      	LDI   R16, ' '
0003ac d452                      	RCALL podatki          
0003ad e505                          RCALL delay_ms
0003ae d435                      	LDI   R16, 'U'
0003af d44f                      	RCALL podatki          
0003b0 e200                          RCALL delay_ms
0003b1 d432                      	LDI   R16, ' '
0003b2 d44c                      	RCALL podatki          
0003b3 e200                          RCALL delay_ms
0003b4 d42f                      	LDI   R16, ' '
0003b5 d449                      	RCALL podatki          
0003b6 e505                          RCALL delay_ms
0003b7 d42c                      	LDI   R16, 'U'
0003b8 d446                      	RCALL podatki          
0003b9 e200                          RCALL delay_ms
0003ba d429                      	LDI   R16, ' '
0003bb d443                      	RCALL podatki          
0003bc e200                          RCALL delay_ms
0003bd d426                      	LDI   R16, ' '
0003be d440                      	RCALL podatki          
0003bf e200                          RCALL delay_ms
0003c0 d423                      	LDI   R16, ' '
0003c1 d43d                      	RCALL podatki          
0003c2 e200                          RCALL delay_ms
0003c3 d420                      	LDI   R16, ' '
0003c4 d43a                      	RCALL podatki          
0003c5 2f06                          RCALL delay_ms
0003c6 d41d                      	mov   R16, tocke_to_ascii_desetice
0003c7 d437                      	RCALL podatki          
0003c8 2f05                          RCALL delay_ms
0003c9 d41a                      	mov   R16, tocke_to_ascii_enice
0003ca d434                      	RCALL podatki          
0003cb 9508                          RCALL delay_ms
                                 	ret
                                 
0003cc e40f                      krt1_ven:
0003cd d416                      	LDI   R16, 'O'
0003ce d430                      	RCALL podatki          
0003cf e200                          RCALL delay_ms
0003d0 d413                      	LDI   R16, ' '
0003d1 d42d                      	RCALL podatki          
0003d2 e200                          RCALL delay_ms
0003d3 d410                      	LDI   R16, ' '
0003d4 d42a                      	RCALL podatki          
0003d5 e200                          RCALL delay_ms
0003d6 d40d                      	LDI   R16, ' '
0003d7 d427                      	RCALL podatki          
0003d8 e200                          RCALL delay_ms
0003d9 d40a                      	LDI   R16, ' '
0003da d424                      	RCALL podatki          
0003db e200                          RCALL delay_ms
0003dc d407                      	LDI   R16, ' '
0003dd d421                      	RCALL podatki          
0003de e200                          RCALL delay_ms
0003df d404                      	LDI   R16, ' '
0003e0 d41e                      	RCALL podatki          
0003e1 e200                          RCALL delay_ms
0003e2 d401                      	LDI   R16, ' '
0003e3 d41b                      	RCALL podatki          
0003e4 e200                          RCALL delay_ms
0003e5 d3fe                      	LDI   R16, ' '
0003e6 d418                      	RCALL podatki          
0003e7 e200                          RCALL delay_ms
0003e8 d3fb                      	LDI   R16, ' '
0003e9 d415                      	RCALL podatki          
0003ea e200                          RCALL delay_ms
0003eb d3f8                      	LDI   R16, ' '
0003ec d412                      	RCALL podatki          
0003ed e200                          RCALL delay_ms
0003ee d3f5                      	LDI   R16, ' '
0003ef d40f                      	RCALL podatki          
0003f0 e200                          RCALL delay_ms
0003f1 d3f2                      	LDI   R16, ' '
0003f2 d40c                      	RCALL podatki          
0003f3 e200                          RCALL delay_ms
0003f4 d3ef                      	LDI   R16, ' '
0003f5 d409                      	RCALL podatki          
0003f6 e200                          RCALL delay_ms
0003f7 d3ec                      	LDI   R16, ' '
0003f8 d406                      	RCALL podatki          
0003f9 e200                          RCALL delay_ms
0003fa d3e9                      	LDI   R16, ' '
0003fb d403                      	RCALL podatki          
                                     RCALL delay_ms
0003fc ec00                      	////////////////////////////////////
0003fd d3d5                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
0003fe d400                          RCALL komanda
                                     RCALL delay_ms
0003ff e505                      	///////////////////////////////////
000400 d3e3                      	LDI   R16, 'U'
000401 d3fd                      	RCALL podatki          
000402 e200                          RCALL delay_ms
000403 d3e0                      	LDI   R16, ' '
000404 d3fa                      	RCALL podatki          
000405 e200                          RCALL delay_ms
000406 d3dd                      	LDI   R16, ' '
000407 d3f7                      	RCALL podatki          
000408 e505                          RCALL delay_ms
000409 d3da                      	LDI   R16, 'U'
00040a d3f4                      	RCALL podatki          
00040b e200                          RCALL delay_ms
00040c d3d7                      	LDI   R16, ' '
00040d d3f1                      	RCALL podatki          
00040e e200                          RCALL delay_ms
00040f d3d4                      	LDI   R16, ' '
000410 d3ee                      	RCALL podatki          
000411 e505                          RCALL delay_ms
000412 d3d1                      	LDI   R16, 'U'
000413 d3eb                      	RCALL podatki          
000414 e200                          RCALL delay_ms
000415 d3ce                      	LDI   R16, ' '
000416 d3e8                      	RCALL podatki          
000417 e200                          RCALL delay_ms
000418 d3cb                      	LDI   R16, ' '
000419 d3e5                      	RCALL podatki          
00041a e505                          RCALL delay_ms
00041b d3c8                      	LDI   R16, 'U'
00041c d3e2                      	RCALL podatki          
00041d e200                          RCALL delay_ms
00041e d3c5                      	LDI   R16, ' '
00041f d3df                      	RCALL podatki          
000420 e200                          RCALL delay_ms
000421 d3c2                      	LDI   R16, ' '
000422 d3dc                      	RCALL podatki          
000423 e200                          RCALL delay_ms
000424 d3bf                      	LDI   R16, ' '
000425 d3d9                      	RCALL podatki          
000426 e200                          RCALL delay_ms
000427 d3bc                      	LDI   R16, ' '
000428 d3d6                      	RCALL podatki          
000429 2f06                          RCALL delay_ms
00042a d3b9                      	mov   R16, tocke_to_ascii_desetice
00042b d3d3                      	RCALL podatki          
00042c 2f05                          RCALL delay_ms
00042d d3b6                      	mov   R16, tocke_to_ascii_enice
00042e d3d0                      	RCALL podatki          
00042f 9508                          RCALL delay_ms
                                 	ret
                                 
000430 e200                      krt2_ven:
000431 d3b2                      	LDI   R16, ' '
000432 d3cc                      	RCALL podatki          
000433 e200                          RCALL delay_ms
000434 d3af                      	LDI   R16, ' '
000435 d3c9                      	RCALL podatki          
000436 e200                          RCALL delay_ms
000437 d3ac                      	LDI   R16, ' '
000438 d3c6                      	RCALL podatki          
000439 e40f                          RCALL delay_ms
00043a d3a9                      	LDI   R16, 'O'
00043b d3c3                      	RCALL podatki          
00043c e200                          RCALL delay_ms
00043d d3a6                      	LDI   R16, ' '
00043e d3c0                      	RCALL podatki          
00043f e200                          RCALL delay_ms
000440 d3a3                      	LDI   R16, ' '
000441 d3bd                      	RCALL podatki          
000442 e200                          RCALL delay_ms
000443 d3a0                      	LDI   R16, ' '
000444 d3ba                      	RCALL podatki          
000445 e200                          RCALL delay_ms
000446 d39d                      	LDI   R16, ' '
000447 d3b7                      	RCALL podatki          
000448 e200                          RCALL delay_ms
000449 d39a                      	LDI   R16, ' '
00044a d3b4                      	RCALL podatki          
00044b e200                          RCALL delay_ms
00044c d397                      	LDI   R16, ' '
00044d d3b1                      	RCALL podatki          
00044e e200                          RCALL delay_ms
00044f d394                      	LDI   R16, ' '
000450 d3ae                      	RCALL podatki          
000451 e200                          RCALL delay_ms
000452 d391                      	LDI   R16, ' '
000453 d3ab                      	RCALL podatki          
000454 e200                          RCALL delay_ms
000455 d38e                      	LDI   R16, ' '
000456 d3a8                      	RCALL podatki          
000457 e200                          RCALL delay_ms
000458 d38b                      	LDI   R16, ' '
000459 d3a5                      	RCALL podatki          
00045a e200                          RCALL delay_ms
00045b d388                      	LDI   R16, ' '
00045c d3a2                      	RCALL podatki          
00045d e200                          RCALL delay_ms
00045e d385                      	LDI   R16, ' '
00045f d39f                      	RCALL podatki          
                                     RCALL delay_ms
000460 ec00                      	////////////////////////////////////
000461 d371                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000462 d39c                          RCALL komanda
                                     RCALL delay_ms
000463 e505                      	///////////////////////////////////
000464 d37f                      	LDI   R16, 'U'
000465 d399                      	RCALL podatki          
000466 e200                          RCALL delay_ms
000467 d37c                      	LDI   R16, ' '
000468 d396                      	RCALL podatki          
000469 e200                          RCALL delay_ms
00046a d379                      	LDI   R16, ' '
00046b d393                      	RCALL podatki          
00046c e505                          RCALL delay_ms
00046d d376                      	LDI   R16, 'U'
00046e d390                      	RCALL podatki          
00046f e200                          RCALL delay_ms
000470 d373                      	LDI   R16, ' '
000471 d38d                      	RCALL podatki          
000472 e200                          RCALL delay_ms
000473 d370                      	LDI   R16, ' '
000474 d38a                      	RCALL podatki          
000475 e505                          RCALL delay_ms
000476 d36d                      	LDI   R16, 'U'
000477 d387                      	RCALL podatki          
000478 e200                          RCALL delay_ms
000479 d36a                      	LDI   R16, ' '
00047a d384                      	RCALL podatki          
00047b e200                          RCALL delay_ms
00047c d367                      	LDI   R16, ' '
00047d d381                      	RCALL podatki          
00047e e505                          RCALL delay_ms
00047f d364                      	LDI   R16, 'U'
000480 d37e                      	RCALL podatki          
000481 e200                          RCALL delay_ms
000482 d361                      	LDI   R16, ' '
000483 d37b                      	RCALL podatki          
000484 e200                          RCALL delay_ms
000485 d35e                      	LDI   R16, ' '
000486 d378                      	RCALL podatki          
000487 e200                          RCALL delay_ms
000488 d35b                      	LDI   R16, ' '
000489 d375                      	RCALL podatki          
00048a e200                          RCALL delay_ms
00048b d358                      	LDI   R16, ' '
00048c d372                      	RCALL podatki          
00048d 2f06                          RCALL delay_ms
00048e d355                      	mov   R16, tocke_to_ascii_desetice
00048f d36f                      	RCALL podatki          
000490 2f05                          RCALL delay_ms
000491 d352                      	mov   R16, tocke_to_ascii_enice
000492 d36c                      	RCALL podatki          
000493 9508                          RCALL delay_ms
                                 	ret
                                 
000494 e200                      krt3_ven:
000495 d34e                      	LDI   R16, ' '
000496 d368                      	RCALL podatki          
000497 e200                          RCALL delay_ms
000498 d34b                      	LDI   R16, ' '
000499 d365                      	RCALL podatki          
00049a e200                          RCALL delay_ms
00049b d348                      	LDI   R16, ' '
00049c d362                      	RCALL podatki          
00049d e200                          RCALL delay_ms
00049e d345                      	LDI   R16, ' '
00049f d35f                      	RCALL podatki          
0004a0 e200                          RCALL delay_ms
0004a1 d342                      	LDI   R16, ' '
0004a2 d35c                      	RCALL podatki          
0004a3 e200                          RCALL delay_ms
0004a4 d33f                      	LDI   R16, ' '
0004a5 d359                      	RCALL podatki          
0004a6 e40f                          RCALL delay_ms
0004a7 d33c                      	LDI   R16, 'O'
0004a8 d356                      	RCALL podatki          
0004a9 e200                          RCALL delay_ms
0004aa d339                      	LDI   R16, ' '
0004ab d353                      	RCALL podatki          
0004ac e200                          RCALL delay_ms
0004ad d336                      	LDI   R16, ' '
0004ae d350                      	RCALL podatki          
0004af e200                          RCALL delay_ms
0004b0 d333                      	LDI   R16, ' '
0004b1 d34d                      	RCALL podatki          
0004b2 e200                          RCALL delay_ms
0004b3 d330                      	LDI   R16, ' '
0004b4 d34a                      	RCALL podatki          
0004b5 e200                          RCALL delay_ms
0004b6 d32d                      	LDI   R16, ' '
0004b7 d347                      	RCALL podatki          
0004b8 e200                          RCALL delay_ms
0004b9 d32a                      	LDI   R16, ' '
0004ba d344                      	RCALL podatki          
0004bb e200                          RCALL delay_ms
0004bc d327                      	LDI   R16, ' '
0004bd d341                      	RCALL podatki          
0004be e200                          RCALL delay_ms
0004bf d324                      	LDI   R16, ' '
0004c0 d33e                      	RCALL podatki          
0004c1 e200                          RCALL delay_ms
0004c2 d321                      	LDI   R16, ' '
0004c3 d33b                      	RCALL podatki          
                                     RCALL delay_ms
0004c4 ec00                      	////////////////////////////////////
0004c5 d30d                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
0004c6 d338                          RCALL komanda
                                     RCALL delay_ms
0004c7 e505                      	///////////////////////////////////
0004c8 d31b                      	LDI   R16, 'U'
0004c9 d335                      	RCALL podatki          
0004ca e200                          RCALL delay_ms
0004cb d318                      	LDI   R16, ' '
0004cc d332                      	RCALL podatki          
0004cd e200                          RCALL delay_ms
0004ce d315                      	LDI   R16, ' '
0004cf d32f                      	RCALL podatki          
0004d0 e505                          RCALL delay_ms
0004d1 d312                      	LDI   R16, 'U'
0004d2 d32c                      	RCALL podatki          
0004d3 e200                          RCALL delay_ms
0004d4 d30f                      	LDI   R16, ' '
0004d5 d329                      	RCALL podatki          
0004d6 e200                          RCALL delay_ms
0004d7 d30c                      	LDI   R16, ' '
0004d8 d326                      	RCALL podatki          
0004d9 e505                          RCALL delay_ms
0004da d309                      	LDI   R16, 'U'
0004db d323                      	RCALL podatki          
0004dc e200                          RCALL delay_ms
0004dd d306                      	LDI   R16, ' '
0004de d320                      	RCALL podatki          
0004df e200                          RCALL delay_ms
0004e0 d303                      	LDI   R16, ' '
0004e1 d31d                      	RCALL podatki          
0004e2 e505                          RCALL delay_ms
0004e3 e200                      	LDI   R16, 'U'
0004e4 d2ff                      	LDI   R16, ' '
0004e5 d319                      	RCALL podatki          
0004e6 e200                          RCALL delay_ms
0004e7 d2fc                      	LDI   R16, ' '
0004e8 d316                      	RCALL podatki          
0004e9 e200                          RCALL delay_ms
0004ea d2f9                      	LDI   R16, ' '
0004eb d313                      	RCALL podatki          
0004ec e200                          RCALL delay_ms
0004ed d2f6                      	LDI   R16, ' '
0004ee d310                      	RCALL podatki          
0004ef 2f06                          RCALL delay_ms
0004f0 d2f3                      	mov   R16, tocke_to_ascii_desetice
0004f1 d30d                      	RCALL podatki          
0004f2 2f05                          RCALL delay_ms
0004f3 d2f0                      	mov   R16, tocke_to_ascii_enice
0004f4 d30a                      	RCALL podatki          
0004f5 9508                          RCALL delay_ms
                                 	ret
                                 
0004f6 e200                      krt4_ven:
0004f7 d2ec                      	LDI   R16, ' '
0004f8 d306                      	RCALL podatki          
0004f9 e200                          RCALL delay_ms
0004fa d2e9                      	LDI   R16, ' '
0004fb d303                      	RCALL podatki          
0004fc e200                          RCALL delay_ms
0004fd d2e6                      	LDI   R16, ' '
0004fe d300                      	RCALL podatki          
0004ff e200                          RCALL delay_ms
000500 d2e3                      	LDI   R16, ' '
000501 d2fd                      	RCALL podatki          
000502 e200                          RCALL delay_ms
000503 d2e0                      	LDI   R16, ' '
000504 d2fa                      	RCALL podatki          
000505 e200                          RCALL delay_ms
000506 d2dd                      	LDI   R16, ' '
000507 d2f7                      	RCALL podatki          
000508 e200                          RCALL delay_ms
000509 d2da                      	LDI   R16, ' '
00050a d2f4                      	RCALL podatki          
00050b e200                          RCALL delay_ms
00050c d2d7                      	LDI   R16, ' '
00050d d2f1                      	RCALL podatki          
00050e e200                          RCALL delay_ms
00050f d2d4                      	LDI   R16, ' '
000510 d2ee                      	RCALL podatki          
000511 e40f                          RCALL delay_ms
000512 d2d1                      	LDI   R16, 'O'
000513 d2eb                      	RCALL podatki          
000514 e200                          RCALL delay_ms
000515 d2ce                      	LDI   R16, ' '
000516 d2e8                      	RCALL podatki          
000517 e200                          RCALL delay_ms
000518 d2cb                      	LDI   R16, ' '
000519 d2e5                      	RCALL podatki          
00051a e200                          RCALL delay_ms
00051b d2c8                      	LDI   R16, ' '
00051c d2e2                      	RCALL podatki          
00051d e200                          RCALL delay_ms
00051e d2c5                      	LDI   R16, ' '
00051f d2df                      	RCALL podatki          
000520 e200                          RCALL delay_ms
000521 d2c2                      	LDI   R16, ' '
000522 d2dc                      	RCALL podatki          
000523 e200                          RCALL delay_ms
000524 d2bf                      	LDI   R16, ' '
000525 d2d9                      	RCALL podatki          
                                     RCALL delay_ms
000526 ec00                      	////////////////////////////////////
000527 d2ab                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000528 d2d6                          RCALL komanda
                                     RCALL delay_ms
000529 e505                      	///////////////////////////////////
00052a d2b9                      	LDI   R16, 'U'
00052b d2d3                      	RCALL podatki          
00052c e200                          RCALL delay_ms
00052d d2b6                      	LDI   R16, ' '
00052e d2d0                      	RCALL podatki          
00052f e200                          RCALL delay_ms
000530 d2b3                      	LDI   R16, ' '
000531 d2cd                      	RCALL podatki          
000532 e505                          RCALL delay_ms
000533 d2b0                      	LDI   R16, 'U'
000534 d2ca                      	RCALL podatki          
000535 e200                          RCALL delay_ms
000536 d2ad                      	LDI   R16, ' '
000537 d2c7                      	RCALL podatki          
000538 e200                          RCALL delay_ms
000539 d2aa                      	LDI   R16, ' '
00053a d2c4                      	RCALL podatki          
00053b e505                          RCALL delay_ms
00053c d2a7                      	LDI   R16, 'U'
00053d d2c1                      	RCALL podatki          
00053e e200                          RCALL delay_ms
00053f d2a4                      	LDI   R16, ' '
000540 d2be                      	RCALL podatki          
000541 e200                          RCALL delay_ms
000542 d2a1                      	LDI   R16, ' '
000543 d2bb                      	RCALL podatki          
000544 e505                          RCALL delay_ms
000545 d29e                      	LDI   R16, 'U'
000546 d2b8                      	RCALL podatki          
000547 e200                          RCALL delay_ms
000548 d29b                      	LDI   R16, ' '
000549 d2b5                      	RCALL podatki          
00054a e200                          RCALL delay_ms
00054b d298                      	LDI   R16, ' '
00054c d2b2                      	RCALL podatki          
00054d e200                          RCALL delay_ms
00054e d295                      	LDI   R16, ' '
00054f d2af                      	RCALL podatki          
000550 e200                          RCALL delay_ms
000551 d292                      	LDI   R16, ' '
000552 d2ac                      	RCALL podatki          
000553 2f06                          RCALL delay_ms
000554 d28f                      	mov   R16, tocke_to_ascii_desetice
000555 d2a9                      	RCALL podatki          
000556 2f05                          RCALL delay_ms
000557 d28c                      	mov   R16, tocke_to_ascii_enice
000558 d2a6                      	RCALL podatki          
000559 9508                          RCALL delay_ms
                                 	ret
                                 /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 //////////////////////////////////////// TUKAJ SO VSE SLIKE ZA PRAVILNE IN NAPA?NE PRITISKE GUMBOV //////////////////////////////////////////////////////
00055a e508                      	krt1_ven_narobe:
                                 	LDI   R16, 'X'
00055b ec00                      	////////////////////////////////////
00055c d276                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
00055d d2a1                          RCALL komanda
                                     RCALL delay_ms
00055e e505                      	///////////////////////////////////
00055f d284                      	LDI   R16, 'U'
000560 d29e                      	RCALL podatki          
000561 e200                          RCALL delay_ms
000562 d281                      	LDI   R16, ' '
000563 d29b                      	RCALL podatki          
000564 e200                          RCALL delay_ms
000565 d27e                      	LDI   R16, ' '
000566 d298                      	RCALL podatki          
000567 e505                          RCALL delay_ms
000568 d27b                      	LDI   R16, 'U'
000569 d295                      	RCALL podatki          
00056a e200                          RCALL delay_ms
00056b d278                      	LDI   R16, ' '
00056c d292                      	RCALL podatki          
00056d e200                          RCALL delay_ms
00056e d275                      	LDI   R16, ' '
00056f d28f                      	RCALL podatki          
000570 e505                          RCALL delay_ms
000571 d272                      	LDI   R16, 'U'
000572 d28c                      	RCALL podatki          
000573 e200                          RCALL delay_ms
000574 d26f                      	LDI   R16, ' '
000575 d289                      	RCALL podatki          
000576 e200                          RCALL delay_ms
000577 d26c                      	LDI   R16, ' '
000578 d286                      	RCALL podatki          
000579 e505                          RCALL delay_ms
00057a d269                      	LDI   R16, 'U'
00057b d283                      	RCALL podatki          
00057c e200                          RCALL delay_ms
00057d d266                      	LDI   R16, ' '
00057e d280                      	RCALL podatki          
00057f e200                          RCALL delay_ms
000580 d263                      	LDI   R16, ' '
000581 d27d                      	RCALL podatki          
000582 e505                          RCALL delay_ms
000583 d260                      	LDI   R16, 'U'
000584 d27a                      	RCALL podatki          
000585 e200                          RCALL delay_ms
000586 d25d                      	LDI   R16, ' '
000587 d277                      	RCALL podatki          
000588 e200                          RCALL delay_ms
000589 d25a                      	LDI   R16, ' '
00058a d274                      	RCALL podatki          
00058b e200                          RCALL delay_ms
00058c d257                      	LDI   R16, ' '
00058d d271                      	RCALL podatki          
00058e e200                          RCALL delay_ms
00058f d254                      	LDI   R16, ' '
000590 d26e                      	RCALL podatki          
000591 2f06                          RCALL delay_ms
000592 d251                      	mov   R16, tocke_to_ascii_desetice
000593 d26b                      	RCALL podatki          
000594 2f05                          RCALL delay_ms
000595 d24e                      	mov   R16, tocke_to_ascii_enice
000596 d268                      	RCALL podatki          
000597 9508                          RCALL delay_ms
                                 	ret
                                 
000598 e200                      krt2_ven_narobe:
000599 d24a                      	LDI   R16, ' '
00059a d264                      	RCALL podatki          
00059b e200                          RCALL delay_ms
00059c d247                      	LDI   R16, ' '
00059d d261                      	RCALL podatki          
00059e e200                          RCALL delay_ms
00059f d244                      	LDI   R16, ' '
0005a0 d25e                      	RCALL podatki          
0005a1 e508                          RCALL delay_ms
0005a2 d241                      	LDI   R16, 'X'
0005a3 d25b                      	RCALL podatki          
                                     RCALL delay_ms
0005a4 ec00                      	////////////////////////////////////
0005a5 d22d                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
0005a6 d258                          RCALL komanda
                                     RCALL delay_ms
0005a7 e505                      	///////////////////////////////////
0005a8 d23b                      	LDI   R16, 'U'
0005a9 d255                      	RCALL podatki          
0005aa e200                          RCALL delay_ms
0005ab d238                      	LDI   R16, ' '
0005ac d252                      	RCALL podatki          
0005ad e200                          RCALL delay_ms
0005ae d235                      	LDI   R16, ' '
0005af d24f                      	RCALL podatki          
0005b0 e505                          RCALL delay_ms
0005b1 d232                      	LDI   R16, 'U'
0005b2 d24c                      	RCALL podatki          
0005b3 e200                          RCALL delay_ms
0005b4 d22f                      	LDI   R16, ' '
0005b5 d249                      	RCALL podatki          
0005b6 e200                          RCALL delay_ms
0005b7 d22c                      	LDI   R16, ' '
0005b8 d246                      	RCALL podatki          
0005b9 e505                          RCALL delay_ms
0005ba d229                      	LDI   R16, 'U'
0005bb d243                      	RCALL podatki          
0005bc e200                          RCALL delay_ms
0005bd d226                      	LDI   R16, ' '
0005be d240                      	RCALL podatki          
0005bf e200                          RCALL delay_ms
0005c0 d223                      	LDI   R16, ' '
0005c1 d23d                      	RCALL podatki          
0005c2 e505                          RCALL delay_ms
0005c3 d220                      	LDI   R16, 'U'
0005c4 d23a                      	RCALL podatki          
0005c5 e200                          RCALL delay_ms
0005c6 d21d                      	LDI   R16, ' '
0005c7 d237                      	RCALL podatki          
0005c8 e200                          RCALL delay_ms
0005c9 d21a                      	LDI   R16, ' '
0005ca d234                      	RCALL podatki          
0005cb e505                          RCALL delay_ms
0005cc d217                      	LDI   R16, 'U'
0005cd d231                      	RCALL podatki          
0005ce e200                          RCALL delay_ms
0005cf d214                      	LDI   R16, ' '
0005d0 d22e                      	RCALL podatki          
0005d1 e200                          RCALL delay_ms
0005d2 d211                      	LDI   R16, ' '
0005d3 d22b                      	RCALL podatki          
0005d4 e200                          RCALL delay_ms
0005d5 d20e                      	LDI   R16, ' '
0005d6 d228                      	RCALL podatki          
0005d7 e200                          RCALL delay_ms
0005d8 d20b                      	LDI   R16, ' '
0005d9 d225                      	RCALL podatki          
0005da 2f06                          RCALL delay_ms
0005db d208                      	mov   R16, tocke_to_ascii_desetice
0005dc d222                      	RCALL podatki          
0005dd 2f05                          RCALL delay_ms
0005de d205                      	mov   R16, tocke_to_ascii_enice
0005df d21f                      	RCALL podatki          
0005e0 9508                          RCALL delay_ms
                                 	ret
                                 
0005e1 e200                      krt3_ven_narobe:
0005e2 d201                      	LDI   R16, ' '
0005e3 d21b                      	RCALL podatki          
0005e4 e200                          RCALL delay_ms
0005e5 d1fe                      	LDI   R16, ' '
0005e6 d218                      	RCALL podatki          
0005e7 e200                          RCALL delay_ms
0005e8 d1fb                      	LDI   R16, ' '
0005e9 d215                      	RCALL podatki          
0005ea e200                          RCALL delay_ms
0005eb d1f8                      	LDI   R16, ' '
0005ec d212                      	RCALL podatki          
0005ed e200                          RCALL delay_ms
0005ee d1f5                      	LDI   R16, ' '
0005ef d20f                      	RCALL podatki          
0005f0 e200                          RCALL delay_ms
0005f1 d1f2                      	LDI   R16, ' '
0005f2 d20c                      	RCALL podatki          
0005f3 e508                          RCALL delay_ms
0005f4 d1ef                      	LDI   R16, 'X'
0005f5 d209                      	RCALL podatki          
                                     RCALL delay_ms
0005f6 ec00                      	////////////////////////////////////
0005f7 d1db                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
0005f8 d206                          RCALL komanda
                                     RCALL delay_ms
0005f9 e505                      	///////////////////////////////////
0005fa d1e9                      	LDI   R16, 'U'
0005fb d203                      	RCALL podatki          
0005fc e200                          RCALL delay_ms
0005fd d1e6                      	LDI   R16, ' '
0005fe d200                      	RCALL podatki          
0005ff e200                          RCALL delay_ms
000600 d1e3                      	LDI   R16, ' '
000601 d1fd                      	RCALL podatki          
000602 e505                          RCALL delay_ms
000603 d1e0                      	LDI   R16, 'U'
000604 d1fa                      	RCALL podatki          
000605 e200                          RCALL delay_ms
000606 d1dd                      	LDI   R16, ' '
000607 d1f7                      	RCALL podatki          
000608 e200                          RCALL delay_ms
000609 d1da                      	LDI   R16, ' '
00060a d1f4                      	RCALL podatki          
00060b e505                          RCALL delay_ms
00060c d1d7                      	LDI   R16, 'U'
00060d d1f1                      	RCALL podatki          
00060e e200                          RCALL delay_ms
00060f d1d4                      	LDI   R16, ' '
000610 d1ee                      	RCALL podatki          
000611 e200                          RCALL delay_ms
000612 d1d1                      	LDI   R16, ' '
000613 d1eb                      	RCALL podatki          
000614 e505                          RCALL delay_ms
000615 d1ce                      	LDI   R16, 'U'
000616 d1e8                      	RCALL podatki          
000617 e200                          RCALL delay_ms
000618 d1cb                      	LDI   R16, ' '
000619 d1e5                      	RCALL podatki          
00061a e200                          RCALL delay_ms
00061b d1c8                      	LDI   R16, ' '
00061c d1e2                      	RCALL podatki          
00061d e505                          RCALL delay_ms
00061e d1c5                      	LDI   R16, 'U'
00061f d1df                      	RCALL podatki          
000620 e200                          RCALL delay_ms
000621 d1c2                      	LDI   R16, ' '
000622 d1dc                      	RCALL podatki          
000623 e200                          RCALL delay_ms
000624 d1bf                      	LDI   R16, ' '
000625 d1d9                      	RCALL podatki          
000626 e200                          RCALL delay_ms
000627 d1bc                      	LDI   R16, ' '
000628 d1d6                      	RCALL podatki          
000629 e200                          RCALL delay_ms
00062a d1b9                      	LDI   R16, ' '
00062b d1d3                      	RCALL podatki          
00062c 2f06                          RCALL delay_ms
00062d d1b6                      	mov   R16, tocke_to_ascii_desetice
00062e d1d0                      	RCALL podatki          
00062f 2f05                          RCALL delay_ms
000630 d1b3                      	mov   R16, tocke_to_ascii_enice
000631 d1cd                      	RCALL podatki          
000632 9508                          RCALL delay_ms
                                 	ret
                                 
000633 e200                      krt4_ven_narobe:
000634 d1af                      	LDI   R16, ' '
000635 d1c9                      	RCALL podatki          
000636 e200                          RCALL delay_ms
000637 d1ac                      	LDI   R16, ' '
000638 d1c6                      	RCALL podatki          
000639 e200                          RCALL delay_ms
00063a d1a9                      	LDI   R16, ' '
00063b d1c3                      	RCALL podatki          
00063c e200                          RCALL delay_ms
00063d d1a6                      	LDI   R16, ' '
00063e d1c0                      	RCALL podatki          
00063f e200                          RCALL delay_ms
000640 d1a3                      	LDI   R16, ' '
000641 d1bd                      	RCALL podatki          
000642 e200                          RCALL delay_ms
000643 d1a0                      	LDI   R16, ' '
000644 d1ba                      	RCALL podatki          
000645 e200                          RCALL delay_ms
000646 d19d                      	LDI   R16, ' '
000647 d1b7                      	RCALL podatki          
000648 e200                          RCALL delay_ms
000649 d19a                      	LDI   R16, ' '
00064a d1b4                      	RCALL podatki          
00064b e200                          RCALL delay_ms
00064c d197                      	LDI   R16, ' '
00064d d1b1                      	RCALL podatki          
00064e e508                          RCALL delay_ms
00064f d194                      	LDI   R16, 'X'
000650 d1ae                      	RCALL podatki          
                                     RCALL delay_ms
000651 ec00                      	////////////////////////////////////
000652 d180                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000653 d1ab                          RCALL komanda
                                     RCALL delay_ms
000654 e505                      	///////////////////////////////////
000655 d18e                      	LDI   R16, 'U'
000656 d1a8                      	RCALL podatki          
000657 e200                          RCALL delay_ms
000658 d18b                      	LDI   R16, ' '
000659 d1a5                      	RCALL podatki          
00065a e200                          RCALL delay_ms
00065b d188                      	LDI   R16, ' '
00065c d1a2                      	RCALL podatki          
00065d e505                          RCALL delay_ms
00065e d185                      	LDI   R16, 'U'
00065f d19f                      	RCALL podatki          
000660 e200                          RCALL delay_ms
000661 d182                      	LDI   R16, ' '
000662 d19c                      	RCALL podatki          
000663 e200                          RCALL delay_ms
000664 d17f                      	LDI   R16, ' '
000665 d199                      	RCALL podatki          
000666 e505                          RCALL delay_ms
000667 d17c                      	LDI   R16, 'U'
000668 d196                      	RCALL podatki          
000669 e200                          RCALL delay_ms
00066a d179                      	LDI   R16, ' '
00066b d193                      	RCALL podatki          
00066c e200                          RCALL delay_ms
00066d d176                      	LDI   R16, ' '
00066e d190                      	RCALL podatki          
00066f e505                          RCALL delay_ms
000670 d173                      	LDI   R16, 'U'
000671 d18d                      	RCALL podatki          
000672 e200                          RCALL delay_ms
000673 d170                      	LDI   R16, ' '
000674 d18a                      	RCALL podatki          
000675 e200                          RCALL delay_ms
000676 d16d                      	LDI   R16, ' '
000677 d187                      	RCALL podatki          
000678 e505                          RCALL delay_ms
000679 d16a                      	LDI   R16, 'U'
00067a d184                      	RCALL podatki          
00067b e200                          RCALL delay_ms
00067c d167                      	LDI   R16, ' '
00067d d181                      	RCALL podatki          
00067e e200                          RCALL delay_ms
00067f d164                      	LDI   R16, ' '
000680 d17e                      	RCALL podatki          
000681 e200                          RCALL delay_ms
000682 d161                      	LDI   R16, ' '
000683 d17b                      	RCALL podatki          
000684 e200                          RCALL delay_ms
000685 d15e                      	LDI   R16, ' '
000686 d178                      	RCALL podatki          
000687 2f06                          RCALL delay_ms
000688 d15b                      	mov   R16, tocke_to_ascii_desetice
000689 d175                      	RCALL podatki          
00068a 2f05                          RCALL delay_ms
00068b d158                      	mov   R16, tocke_to_ascii_enice
00068c d172                      	RCALL podatki          
00068d 9508                          RCALL delay_ms
                                 	ret
                                 
00068e ef0f                      krt1_ven_pravilno:
                                 	LDI   R16, 0b1111_1111
00068f ec00                      	////////////////////////////////////
000690 d142                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000691 d16d                          RCALL komanda
                                     RCALL delay_ms
000692 e505                      	///////////////////////////////////
000693 d150                      	LDI   R16, 'U'
000694 d16a                      	RCALL podatki          
000695 e200                          RCALL delay_ms
000696 d14d                      	LDI   R16, ' '
000697 d167                      	RCALL podatki          
000698 e200                          RCALL delay_ms
000699 d14a                      	LDI   R16, ' '
00069a d164                      	RCALL podatki          
00069b e505                          RCALL delay_ms
00069c d147                      	LDI   R16, 'U'
00069d d161                      	RCALL podatki          
00069e e200                          RCALL delay_ms
00069f d144                      	LDI   R16, ' '
0006a0 d15e                      	RCALL podatki          
0006a1 e200                          RCALL delay_ms
0006a2 d141                      	LDI   R16, ' '
0006a3 d15b                      	RCALL podatki          
0006a4 e505                          RCALL delay_ms
0006a5 d13e                      	LDI   R16, 'U'
0006a6 d158                      	RCALL podatki          
0006a7 e200                          RCALL delay_ms
0006a8 d13b                      	LDI   R16, ' '
0006a9 d155                      	RCALL podatki          
0006aa e200                          RCALL delay_ms
0006ab d138                      	LDI   R16, ' '
0006ac d152                      	RCALL podatki          
0006ad e505                          RCALL delay_ms
0006ae d135                      	LDI   R16, 'U'
0006af d14f                      	RCALL podatki          
0006b0 e200                          RCALL delay_ms
0006b1 d132                      	LDI   R16, ' '
0006b2 d14c                      	RCALL podatki          
0006b3 e200                          RCALL delay_ms
0006b4 d12f                      	LDI   R16, ' '
0006b5 d149                      	RCALL podatki          
0006b6 e505                          RCALL delay_ms
0006b7 d12c                      	LDI   R16, 'U'
0006b8 d146                      	RCALL podatki          
0006b9 e200                          RCALL delay_ms
0006ba d129                      	LDI   R16, ' '
0006bb d143                      	RCALL podatki          
0006bc e200                          RCALL delay_ms
0006bd d126                      	LDI   R16, ' '
0006be d140                      	RCALL podatki          
0006bf e200                          RCALL delay_ms
0006c0 d123                      	LDI   R16, ' '
0006c1 d13d                      	RCALL podatki          
0006c2 e200                          RCALL delay_ms
0006c3 d120                      	LDI   R16, ' '
0006c4 d13a                      	RCALL podatki          
0006c5 2f06                          RCALL delay_ms
0006c6 d11d                      	mov   R16, tocke_to_ascii_desetice
0006c7 d137                      	RCALL podatki          
0006c8 2f05                          RCALL delay_ms
0006c9 d11a                      	mov   R16, tocke_to_ascii_enice
0006ca d134                      	RCALL podatki          
0006cb 9508                          RCALL delay_ms
                                 	ret
                                 
0006cc e200                      krt2_ven_pravilno:
0006cd d116                      	LDI   R16, ' '
0006ce d130                      	RCALL podatki          
0006cf e200                          RCALL delay_ms
0006d0 d113                      	LDI   R16, ' '
0006d1 d12d                      	RCALL podatki          
0006d2 e200                          RCALL delay_ms
0006d3 d110                      	LDI   R16, ' '
0006d4 d12a                      	RCALL podatki          
0006d5 ef0f                          RCALL delay_ms
0006d6 d10d                      	LDI   R16, 0b1111_1111
0006d7 d127                      	RCALL podatki          
                                     RCALL delay_ms
0006d8 ec00                      	////////////////////////////////////
0006d9 d0f9                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
0006da d124                          RCALL komanda
                                     RCALL delay_ms
0006db e505                      	///////////////////////////////////
0006dc d107                      	LDI   R16, 'U'
0006dd d121                      	RCALL podatki          
0006de e200                          RCALL delay_ms
0006df d104                      	LDI   R16, ' '
0006e0 d11e                      	RCALL podatki          
0006e1 e200                          RCALL delay_ms
0006e2 d101                      	LDI   R16, ' '
0006e3 d11b                      	RCALL podatki          
0006e4 e505                          RCALL delay_ms
0006e5 d0fe                      	LDI   R16, 'U'
0006e6 d118                      	RCALL podatki          
0006e7 e200                          RCALL delay_ms
0006e8 d0fb                      	LDI   R16, ' '
0006e9 d115                      	RCALL podatki          
0006ea e200                          RCALL delay_ms
0006eb d0f8                      	LDI   R16, ' '
0006ec d112                      	RCALL podatki          
0006ed e505                          RCALL delay_ms
0006ee d0f5                      	LDI   R16, 'U'
0006ef d10f                      	RCALL podatki          
0006f0 e200                          RCALL delay_ms
0006f1 d0f2                      	LDI   R16, ' '
0006f2 d10c                      	RCALL podatki          
0006f3 e200                          RCALL delay_ms
0006f4 d0ef                      	LDI   R16, ' '
0006f5 d109                      	RCALL podatki          
0006f6 e505                          RCALL delay_ms
0006f7 d0ec                      	LDI   R16, 'U'
0006f8 d106                      	RCALL podatki          
0006f9 e200                          RCALL delay_ms
0006fa d0e9                      	LDI   R16, ' '
0006fb d103                      	RCALL podatki          
0006fc e200                          RCALL delay_ms
0006fd d0e6                      	LDI   R16, ' '
0006fe d100                      	RCALL podatki          
0006ff e505                          RCALL delay_ms
000700 d0e3                      	LDI   R16, 'U'
000701 d0fd                      	RCALL podatki          
000702 e200                          RCALL delay_ms
000703 d0e0                      	LDI   R16, ' '
000704 d0fa                      	RCALL podatki          
000705 e200                          RCALL delay_ms
000706 d0dd                      	LDI   R16, ' '
000707 d0f7                      	RCALL podatki          
000708 e200                          RCALL delay_ms
000709 d0da                      	LDI   R16, ' '
00070a d0f4                      	RCALL podatki          
00070b e200                          RCALL delay_ms
00070c d0d7                      	LDI   R16, ' '
00070d d0f1                      	RCALL podatki          
00070e 2f06                          RCALL delay_ms
00070f d0d4                      	mov   R16, tocke_to_ascii_desetice
000710 d0ee                      	RCALL podatki          
000711 2f05                          RCALL delay_ms
000712 d0d1                      	mov   R16, tocke_to_ascii_enice
000713 d0eb                      	RCALL podatki          
000714 9508                          RCALL delay_ms
                                 	ret
                                 
000715 e200                      krt3_ven_pravilno:
000716 d0cd                      	LDI   R16, ' '
000717 d0e7                      	RCALL podatki          
000718 e200                          RCALL delay_ms
000719 d0ca                      	LDI   R16, ' '
00071a d0e4                      	RCALL podatki          
00071b e200                          RCALL delay_ms
00071c d0c7                      	LDI   R16, ' '
00071d d0e1                      	RCALL podatki          
00071e e200                          RCALL delay_ms
00071f d0c4                      	LDI   R16, ' '
000720 d0de                      	RCALL podatki          
000721 e200                          RCALL delay_ms
000722 d0c1                      	LDI   R16, ' '
000723 d0db                      	RCALL podatki          
000724 e200                          RCALL delay_ms
000725 d0be                      	LDI   R16, ' '
000726 d0d8                      	RCALL podatki          
000727 ef0f                          RCALL delay_ms
000728 d0bb                      	LDI   R16, 0b1111_1111
000729 d0d5                      	RCALL podatki          
                                     RCALL delay_ms
00072a ec00                      	////////////////////////////////////
00072b d0a7                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
00072c d0d2                          RCALL komanda
                                     RCALL delay_ms
00072d e505                      	///////////////////////////////////
00072e d0b5                      	LDI   R16, 'U'
00072f d0cf                      	RCALL podatki          
000730 e200                          RCALL delay_ms
000731 d0b2                      	LDI   R16, ' '
000732 d0cc                      	RCALL podatki          
000733 e200                          RCALL delay_ms
000734 d0af                      	LDI   R16, ' '
000735 d0c9                      	RCALL podatki          
000736 e505                          RCALL delay_ms
000737 d0ac                      	LDI   R16, 'U'
000738 d0c6                      	RCALL podatki          
000739 e200                          RCALL delay_ms
00073a d0a9                      	LDI   R16, ' '
00073b d0c3                      	RCALL podatki          
00073c e200                          RCALL delay_ms
00073d d0a6                      	LDI   R16, ' '
00073e d0c0                      	RCALL podatki          
00073f e505                          RCALL delay_ms
000740 d0a3                      	LDI   R16, 'U'
000741 d0bd                      	RCALL podatki          
000742 e200                          RCALL delay_ms
000743 d0a0                      	LDI   R16, ' '
000744 d0ba                      	RCALL podatki          
000745 e200                          RCALL delay_ms
000746 d09d                      	LDI   R16, ' '
000747 d0b7                      	RCALL podatki          
000748 e505                          RCALL delay_ms
000749 d09a                      	LDI   R16, 'U'
00074a d0b4                      	RCALL podatki          
00074b e200                          RCALL delay_ms
00074c d097                      	LDI   R16, ' '
00074d d0b1                      	RCALL podatki          
00074e e200                          RCALL delay_ms
00074f d094                      	LDI   R16, ' '
000750 d0ae                      	RCALL podatki          
000751 e505                          RCALL delay_ms
000752 d091                      	LDI   R16, 'U'
000753 d0ab                      	RCALL podatki          
000754 e200                          RCALL delay_ms
000755 d08e                      	LDI   R16, ' '
000756 d0a8                      	RCALL podatki          
000757 e200                          RCALL delay_ms
000758 d08b                      	LDI   R16, ' '
000759 d0a5                      	RCALL podatki          
00075a e200                          RCALL delay_ms
00075b d088                      	LDI   R16, ' '
00075c d0a2                      	RCALL podatki          
00075d e200                          RCALL delay_ms
00075e d085                      	LDI   R16, ' '
00075f d09f                      	RCALL podatki          
000760 2f06                          RCALL delay_ms
000761 d082                      	mov   R16, tocke_to_ascii_desetice
000762 d09c                      	RCALL podatki          
000763 2f05                          RCALL delay_ms
000764 d07f                      	mov   R16, tocke_to_ascii_enice
000765 d099                      	RCALL podatki          
000766 9508                          RCALL delay_ms
                                 	ret
                                 
000767 e200                      krt4_ven_pravilno:
000768 d07b                      	LDI   R16, ' '
000769 d095                      	RCALL podatki          
00076a e200                          RCALL delay_ms
00076b d078                      	LDI   R16, ' '
00076c d092                      	RCALL podatki          
00076d e200                          RCALL delay_ms
00076e d075                      	LDI   R16, ' '
00076f d08f                      	RCALL podatki          
000770 e200                          RCALL delay_ms
000771 d072                      	LDI   R16, ' '
000772 d08c                      	RCALL podatki          
000773 e200                          RCALL delay_ms
000774 d06f                      	LDI   R16, ' '
000775 d089                      	RCALL podatki          
000776 e200                          RCALL delay_ms
000777 d06c                      	LDI   R16, ' '
000778 d086                      	RCALL podatki          
000779 e200                          RCALL delay_ms
00077a d069                      	LDI   R16, ' '
00077b d083                      	RCALL podatki          
00077c e200                          RCALL delay_ms
00077d d066                      	LDI   R16, ' '
00077e d080                      	RCALL podatki          
00077f e200                          RCALL delay_ms
000780 d063                      	LDI   R16, ' '
000781 d07d                      	RCALL podatki          
000782 ef0f                          RCALL delay_ms
000783 d060                      	LDI   R16, 0b1111_1111
000784 d07a                      	RCALL podatki          
                                     RCALL delay_ms
000785 ec00                      	////////////////////////////////////
000786 d04c                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000787 d077                          RCALL komanda
                                     RCALL delay_ms
000788 e505                      	///////////////////////////////////
000789 d05a                      	LDI   R16, 'U'
00078a d074                      	RCALL podatki          
00078b e200                          RCALL delay_ms
00078c d057                      	LDI   R16, ' '
00078d d071                      	RCALL podatki          
00078e e200                          RCALL delay_ms
00078f d054                      	LDI   R16, ' '
000790 d06e                      	RCALL podatki          
000791 e505                          RCALL delay_ms
000792 d051                      	LDI   R16, 'U'
000793 d06b                      	RCALL podatki          
000794 e200                          RCALL delay_ms
000795 d04e                      	LDI   R16, ' '
000796 d068                      	RCALL podatki          
000797 e200                          RCALL delay_ms
000798 d04b                      	LDI   R16, ' '
000799 d065                      	RCALL podatki          
00079a e505                          RCALL delay_ms
00079b d048                      	LDI   R16, 'U'
00079c d062                      	RCALL podatki          
00079d e200                          RCALL delay_ms
00079e d045                      	LDI   R16, ' '
00079f d05f                      	RCALL podatki          
0007a0 e200                          RCALL delay_ms
0007a1 d042                      	LDI   R16, ' '
0007a2 d05c                      	RCALL podatki          
0007a3 e505                          RCALL delay_ms
0007a4 d03f                      	LDI   R16, 'U'
0007a5 d059                      	RCALL podatki          
0007a6 e200                          RCALL delay_ms
0007a7 d03c                      	LDI   R16, ' '
0007a8 d056                      	RCALL podatki          
0007a9 e200                          RCALL delay_ms
0007aa d039                      	LDI   R16, ' '
0007ab d053                      	RCALL podatki          
0007ac e505                          RCALL delay_ms
0007ad d036                      	LDI   R16, 'U'
0007ae d050                      	RCALL podatki          
0007af e200                          RCALL delay_ms
0007b0 d033                      	LDI   R16, ' '
0007b1 d04d                      	RCALL podatki          
0007b2 e200                          RCALL delay_ms
0007b3 d030                      	LDI   R16, ' '
0007b4 d04a                      	RCALL podatki          
0007b5 e200                          RCALL delay_ms
0007b6 d02d                      	LDI   R16, ' '
0007b7 d047                      	RCALL podatki          
0007b8 e200                          RCALL delay_ms
0007b9 d02a                      	LDI   R16, ' '
0007ba d044                      	RCALL podatki          
0007bb 2f06                          RCALL delay_ms
0007bc d027                      	mov   R16, tocke_to_ascii_desetice
0007bd d041                      	RCALL podatki          
0007be 2f05                          RCALL delay_ms
0007bf d024                      	mov   R16, tocke_to_ascii_enice
0007c0 d03e                      	RCALL podatki          
0007c1 9508                          RCALL delay_ms
                                 	ret
                                 /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 /////////////////////////////////////////////// FUNKCIJE PODATEK, INICIALIZACIJA IN KOMANDA /////////////////////////////////////////////////////////////
0007c2 e303                      inicializacija:
0007c3 d00f                      	LDI   R16, 0x33         ;inicializiramo lcd za 4bitno poiljanje podatkov
0007c4 d03a                          RCALL komanda       ;poljemo v komandni register
0007c5 e302                          RCALL delay_ms
0007c6 d00c                          LDI   R16, 0x32         ;inicializiramo lcd za 4bitno poiljanje podatkov
0007c7 d037                          RCALL komanda
0007c8 e208                          RCALL delay_ms
0007c9 d009                          LDI   R16, 0x28         ;povemo, da ima zaslon 2 liniji, 5x7 matrix
0007ca d034                          RCALL komanda
0007cb e00c                          RCALL delay_ms
0007cc d006                          LDI   R16, 0x0C         ;disp ON, cursor OFF
0007cd e001                          RCALL komanda
0007ce d004                          LDI   R16, 0x01         ;zbriemo lcd
0007cf d02f                          RCALL komanda
0007d0 e006                          RCALL delay_ms
0007d1 d001                          LDI   R16, 0x06         ;premaknemo kursor desno
0007d2 9508                          RCALL komanda
                                     RET  
                                 
0007d3 2fb0                      komanda:
0007d4 7fb0                      	MOV   R27, R16
0007d5 b9bb                          ANDI  R27, 0xF0         ;zbriemo spodnje 4 bite
0007d6 9829                          OUT   PORTD, R27        ;poljemo zgornje 4bite zaslonu
0007d7 9a28                          CBI   PORTB, 1          ;pin rs=0 za komando
0007d8 d01c                          SBI   PORTB, 0          ;en = 1
0007d9 9828                          RCALL delay_short       ;podaljamo pulz
0007da d01d                          CBI   PORTB, 0          
                                     RCALL delay_us          ;delajamo
0007db 2fb0                          ;----------------------------------------------------
0007dc 95b2                          MOV   R27, R16
0007dd 7fb0                          SWAP  R27               ;zamenjamo zgornje 4 bite za spodnje
0007de b9bb                          ANDI  R27, 0xF0         ;ponovimo masko
0007df 9a28                          OUT   PORTD, R27        ;ponovno poljemo 4 bitne podatke
0007e0 d014                          SBI   PORTB, 0          ;EN = 1
0007e1 9828                          RCALL delay_short       
0007e2 d015                          CBI   PORTB, 0          
0007e3 9508                          RCALL delay_us          
                                     RET
                                 
0007e4 2fb0                      podatki:              //isto kot komanda
0007e5 7fb0                          MOV   R27, R16
0007e6 b9bb                          ANDI  R27, 0xF0         
0007e7 9a29                          OUT   PORTD, R27        
0007e8 9a28                          SBI   PORTB, 1          
0007e9 d00b                          SBI   PORTB, 0          
0007ea 9828                          RCALL delay_short      
0007eb d00c                          CBI   PORTB, 0          
                                     RCALL delay_us          
0007ec 2fb0                          ;----------------------------------------------------
0007ed 95b2                          MOV   R27, R16
0007ee 7fb0                          SWAP  R27              
0007ef b9bb                          ANDI  R27, 0xF0        
0007f0 9a28                          OUT   PORTD, R27       
0007f1 d003                          SBI   PORTB, 0         
0007f2 9828                          RCALL delay_short       
0007f3 d004                          CBI   PORTB, 0          
0007f4 9508                          RCALL delay_us          
                                     RET
                                 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 //////////////////////////////////////////////////////// DELAJI ///////////////////////////////////////////////////////////////////
                                 
0007f5 0000                      delay_short:
0007f6 0000                            NOP
0007f7 9508                            NOP
                                       RET
                                 
0007f8 e5ca                      delay_us:
0007f9 dffb                            LDI   R28, 90
0007fa 940e 0247                 l3:   RCALL delay_short
0007fc 95ca                      	  call pritisk_gumba
0007fd f7d9                            DEC   R28
0007fe 9508                            BRNE  l3
                                       RET
                                 
0007ff e2c8                      delay_ms:
000800 dff7                            LDI   R28, 40
000801 940e 0247                 l4:   RCALL delay_us
000803 95ca                      	  call pritisk_gumba
000804 f7d9                            DEC   R28
000805 9508                            BRNE  l4
                                       RET
                                 
000806 efcf                      delay_seconds:        ;nested loop subroutine (max delay 3.11s)
000807 efdf                          LDI   R28, 255    ;outer loop counter 
000808 e124                      l5: LDI   R29, 255    ;mid loop counter
000809 952a                      l6: LDI   R18, 20     ;inner loop counter to give 0.25s delay
00080a 940e 0247                 l7: DEC   R18 
00080c f7e1                      	CALL pritisk_gumba        
00080d 95da                          BRNE  l7          ;loop if not zero
00080e f7c9                          DEC   R29         ;decrement mid loop
00080f 95ca                          BRNE  l6          ;loop if not zero
000810 f7b1                          DEC   R28         ;decrement outer loop


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   1 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 407 r17:   0 r18:   2 r19:  10 r20:   5 
r21:  17 r22:  16 r23:   9 r24:  20 r25:   0 r26:   6 r27:  14 r28:   6 
r29:   2 r30:   2 r31:   2 
Registers used: 15 out of 35 (42.9%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   3 adiw  :   0 and   :   0 
andi  :   4 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   2 break :   0 breq  :   8 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :  11 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  39 cbi   :   6 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   4 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   4 cpc   :   0 
cpi   :  10 cpse  :   0 dec   :   8 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   1 inc   :   2 jmp   :  29 
ld    :   0 ldd   :   0 ldi   : 391 lds   :   0 lpm   :   1 lsl   :   0 
lsr   :   2 mov   :  35 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   2 or    :   0 ori   :   1 out   :   6 pop   :   0 
push  :   0 rcall : 803 ret   :  48 reti  :   0 rjmp  :   2 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   5 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   0 
sub   :   1 subi  :   0 swap  :   2 tst   :   0 wdr   :   0 
Instructions used: 27 out of 113 (23.9%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000068 0x001024   2996    126   3122   32768   9.5%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 2 warnings
