

================================================================
== Vivado HLS Report for 'cholesky_inverse_top'
================================================================
* Date:           Wed Aug  8 19:07:39 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        csynth
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  35.00|    30.588|        4.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  234|  422|  234|  422|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+
        |                                   |                        |  Latency  |  Interval | Pipeline|
        |              Instance             |         Module         | min | max | min | max |   Type  |
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+
        |grp_cholesky_inverse_top_2_fu_156  |cholesky_inverse_top_2  |  151|  339|  151|  339|   none  |
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                       |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- a_row_loop           |   40|   40|        10|          -|          -|     4|    no    |
        | + a_col_loop          |    8|    8|         2|          -|          -|     4|    no    |
        |- inverse_a_row_loop   |   40|   40|        10|          -|          -|     4|    no    |
        | + inverse_a_col_loop  |    8|    8|         2|          -|          -|     4|    no    |
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (tmp)
	3  / (!tmp)
3 --> 
	4  / (!tmp_2)
	2  / (tmp_2)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	7  / (!tmp_1)
7 --> 
	8  / (!tmp_5)
	6  / (tmp_5)
8 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %A) nounwind, !map !58"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %InverseA) nounwind, !map !64"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !68"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @cholesky_inverse_top_1) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.67ns)   --->   "%a_i = alloca [16 x float], align 4" [./cholesky_inverse.cpp:37]   --->   Operation 13 'alloca' 'a_i' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 14 [1/1] (0.67ns)   --->   "%InverseA_assign = alloca [16 x float], align 4"   --->   Operation 14 'alloca' 'InverseA_assign' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [./cholesky_inverse.cpp:36]   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.65ns)   --->   "br label %1" [./cholesky_inverse.cpp:42]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%r = phi i3 [ 0, %0 ], [ %r_1, %5 ]"   --->   Operation 17 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.58ns)   --->   "%tmp = icmp eq i3 %r, -4" [./cholesky_inverse.cpp:42]   --->   Operation 18 'icmp' 'tmp' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 19 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.67ns)   --->   "%r_1 = add i3 %r, 1" [./cholesky_inverse.cpp:42]   --->   Operation 20 'add' 'r_1' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp, label %6, label %2" [./cholesky_inverse.cpp:42]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind" [./cholesky_inverse.cpp:42]   --->   Operation 22 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2) nounwind" [./cholesky_inverse.cpp:42]   --->   Operation 23 'specregionbegin' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_9 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r, i2 0)" [./cholesky_inverse.cpp:42]   --->   Operation 24 'bitconcatenate' 'tmp_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i5 %tmp_9 to i6" [./cholesky_inverse.cpp:43]   --->   Operation 25 'zext' 'tmp_16_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.65ns)   --->   "br label %3" [./cholesky_inverse.cpp:43]   --->   Operation 26 'br' <Predicate = (!tmp)> <Delay = 0.65>
ST_2 : Operation 27 [2/2] (0.00ns)   --->   "%inverse_OK = call fastcc i32 @cholesky_inverse_top.2([16 x float]* %a_i, [16 x float]* %InverseA_assign) nounwind" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky_inverse.h:175->./cholesky_inverse.cpp:49]   --->   Operation 27 'call' 'inverse_OK' <Predicate = (tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.46>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%c = phi i3 [ 0, %2 ], [ %c_1, %4 ]"   --->   Operation 28 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.58ns)   --->   "%tmp_2 = icmp eq i3 %c, -4" [./cholesky_inverse.cpp:43]   --->   Operation 29 'icmp' 'tmp_2' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 30 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.67ns)   --->   "%c_1 = add i3 %c, 1" [./cholesky_inverse.cpp:43]   --->   Operation 31 'add' 'c_1' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %5, label %4" [./cholesky_inverse.cpp:43]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i3 %c to i6" [./cholesky_inverse.cpp:44]   --->   Operation 33 'zext' 'tmp_4_cast' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.78ns)   --->   "%tmp_11 = add i6 %tmp_16_cast, %tmp_4_cast" [./cholesky_inverse.cpp:44]   --->   Operation 34 'add' 'tmp_11' <Predicate = (!tmp_2)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i6 %tmp_11 to i64" [./cholesky_inverse.cpp:44]   --->   Operation 35 'zext' 'tmp_19_cast' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [16 x float]* %A, i64 0, i64 %tmp_19_cast" [./cholesky_inverse.cpp:44]   --->   Operation 36 'getelementptr' 'A_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (0.67ns)   --->   "%A_load = load float* %A_addr, align 4" [./cholesky_inverse.cpp:44]   --->   Operation 37 'load' 'A_load' <Predicate = (!tmp_2)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp_s) nounwind" [./cholesky_inverse.cpp:46]   --->   Operation 38 'specregionend' 'empty' <Predicate = (tmp_2)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %1" [./cholesky_inverse.cpp:42]   --->   Operation 39 'br' <Predicate = (tmp_2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [./cholesky_inverse.cpp:43]   --->   Operation 40 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%a_i_addr = getelementptr [16 x float]* %a_i, i64 0, i64 %tmp_19_cast" [./cholesky_inverse.cpp:44]   --->   Operation 41 'getelementptr' 'a_i_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/2] (0.67ns)   --->   "%A_load = load float* %A_addr, align 4" [./cholesky_inverse.cpp:44]   --->   Operation 42 'load' 'A_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 43 [1/1] (0.67ns)   --->   "store float %A_load, float* %a_i_addr, align 4" [./cholesky_inverse.cpp:44]   --->   Operation 43 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br label %3" [./cholesky_inverse.cpp:43]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.65>
ST_5 : Operation 45 [1/2] (0.00ns)   --->   "%inverse_OK = call fastcc i32 @cholesky_inverse_top.2([16 x float]* %a_i, [16 x float]* %InverseA_assign) nounwind" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky_inverse.h:175->./cholesky_inverse.cpp:49]   --->   Operation 45 'call' 'inverse_OK' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 46 [1/1] (0.65ns)   --->   "br label %7" [./cholesky_inverse.cpp:52]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.65>

State 6 <SV = 3> <Delay = 0.67>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%r1 = phi i3 [ 0, %6 ], [ %r_2, %11 ]"   --->   Operation 47 'phi' 'r1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.58ns)   --->   "%tmp_1 = icmp eq i3 %r1, -4" [./cholesky_inverse.cpp:52]   --->   Operation 48 'icmp' 'tmp_1' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 49 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.67ns)   --->   "%r_2 = add i3 %r1, 1" [./cholesky_inverse.cpp:52]   --->   Operation 50 'add' 'r_2' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %12, label %8" [./cholesky_inverse.cpp:52]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str4) nounwind" [./cholesky_inverse.cpp:52]   --->   Operation 52 'specloopname' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str4) nounwind" [./cholesky_inverse.cpp:52]   --->   Operation 53 'specregionbegin' 'tmp_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_10 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r1, i2 0)" [./cholesky_inverse.cpp:52]   --->   Operation 54 'bitconcatenate' 'tmp_10' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i5 %tmp_10 to i6" [./cholesky_inverse.cpp:53]   --->   Operation 55 'zext' 'tmp_18_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.65ns)   --->   "br label %9" [./cholesky_inverse.cpp:53]   --->   Operation 56 'br' <Predicate = (!tmp_1)> <Delay = 0.65>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "ret i32 %inverse_OK" [./cholesky_inverse.cpp:58]   --->   Operation 57 'ret' <Predicate = (tmp_1)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.46>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%c2 = phi i3 [ 0, %8 ], [ %c_2, %10 ]"   --->   Operation 58 'phi' 'c2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.58ns)   --->   "%tmp_5 = icmp eq i3 %c2, -4" [./cholesky_inverse.cpp:53]   --->   Operation 59 'icmp' 'tmp_5' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 60 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.67ns)   --->   "%c_2 = add i3 %c2, 1" [./cholesky_inverse.cpp:53]   --->   Operation 61 'add' 'c_2' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %11, label %10" [./cholesky_inverse.cpp:53]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i3 %c2 to i6" [./cholesky_inverse.cpp:54]   --->   Operation 63 'zext' 'tmp_6_cast' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.78ns)   --->   "%tmp_12 = add i6 %tmp_18_cast, %tmp_6_cast" [./cholesky_inverse.cpp:54]   --->   Operation 64 'add' 'tmp_12' <Predicate = (!tmp_5)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i6 %tmp_12 to i64" [./cholesky_inverse.cpp:54]   --->   Operation 65 'zext' 'tmp_20_cast' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%InverseA_assign_addr = getelementptr [16 x float]* %InverseA_assign, i64 0, i64 %tmp_20_cast" [./cholesky_inverse.cpp:54]   --->   Operation 66 'getelementptr' 'InverseA_assign_addr' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_7 : Operation 67 [2/2] (0.67ns)   --->   "%InverseA_assign_load = load float* %InverseA_assign_addr, align 4" [./cholesky_inverse.cpp:54]   --->   Operation 67 'load' 'InverseA_assign_load' <Predicate = (!tmp_5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str4, i32 %tmp_3) nounwind" [./cholesky_inverse.cpp:56]   --->   Operation 68 'specregionend' 'empty_9' <Predicate = (tmp_5)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "br label %7" [./cholesky_inverse.cpp:52]   --->   Operation 69 'br' <Predicate = (tmp_5)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.35>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str5) nounwind" [./cholesky_inverse.cpp:53]   --->   Operation 70 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%InverseA_addr = getelementptr [16 x float]* %InverseA, i64 0, i64 %tmp_20_cast" [./cholesky_inverse.cpp:54]   --->   Operation 71 'getelementptr' 'InverseA_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/2] (0.67ns)   --->   "%InverseA_assign_load = load float* %InverseA_assign_addr, align 4" [./cholesky_inverse.cpp:54]   --->   Operation 72 'load' 'InverseA_assign_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 73 [1/1] (0.67ns)   --->   "store float %InverseA_assign_load, float* %InverseA_addr, align 4" [./cholesky_inverse.cpp:54]   --->   Operation 73 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "br label %9" [./cholesky_inverse.cpp:53]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ InverseA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9           (specbitsmap      ) [ 000000000]
StgValue_10          (specbitsmap      ) [ 000000000]
StgValue_11          (specbitsmap      ) [ 000000000]
StgValue_12          (spectopmodule    ) [ 000000000]
a_i                  (alloca           ) [ 001111000]
InverseA_assign      (alloca           ) [ 001111111]
StgValue_15          (specinterface    ) [ 000000000]
StgValue_16          (br               ) [ 011110000]
r                    (phi              ) [ 001000000]
tmp                  (icmp             ) [ 001110000]
StgValue_19          (speclooptripcount) [ 000000000]
r_1                  (add              ) [ 011110000]
StgValue_21          (br               ) [ 000000000]
StgValue_22          (specloopname     ) [ 000000000]
tmp_s                (specregionbegin  ) [ 000110000]
tmp_9                (bitconcatenate   ) [ 000000000]
tmp_16_cast          (zext             ) [ 000110000]
StgValue_26          (br               ) [ 001110000]
c                    (phi              ) [ 000100000]
tmp_2                (icmp             ) [ 001110000]
StgValue_30          (speclooptripcount) [ 000000000]
c_1                  (add              ) [ 001110000]
StgValue_32          (br               ) [ 000000000]
tmp_4_cast           (zext             ) [ 000000000]
tmp_11               (add              ) [ 000000000]
tmp_19_cast          (zext             ) [ 000010000]
A_addr               (getelementptr    ) [ 000010000]
empty                (specregionend    ) [ 000000000]
StgValue_39          (br               ) [ 011110000]
StgValue_40          (specloopname     ) [ 000000000]
a_i_addr             (getelementptr    ) [ 000000000]
A_load               (load             ) [ 000000000]
StgValue_43          (store            ) [ 000000000]
StgValue_44          (br               ) [ 001110000]
inverse_OK           (call             ) [ 000000111]
StgValue_46          (br               ) [ 000001111]
r1                   (phi              ) [ 000000100]
tmp_1                (icmp             ) [ 000000111]
StgValue_49          (speclooptripcount) [ 000000000]
r_2                  (add              ) [ 000001111]
StgValue_51          (br               ) [ 000000000]
StgValue_52          (specloopname     ) [ 000000000]
tmp_3                (specregionbegin  ) [ 000000011]
tmp_10               (bitconcatenate   ) [ 000000000]
tmp_18_cast          (zext             ) [ 000000011]
StgValue_56          (br               ) [ 000000111]
StgValue_57          (ret              ) [ 000000000]
c2                   (phi              ) [ 000000010]
tmp_5                (icmp             ) [ 000000111]
StgValue_60          (speclooptripcount) [ 000000000]
c_2                  (add              ) [ 000000111]
StgValue_62          (br               ) [ 000000000]
tmp_6_cast           (zext             ) [ 000000000]
tmp_12               (add              ) [ 000000000]
tmp_20_cast          (zext             ) [ 000000001]
InverseA_assign_addr (getelementptr    ) [ 000000001]
empty_9              (specregionend    ) [ 000000000]
StgValue_69          (br               ) [ 000001111]
StgValue_70          (specloopname     ) [ 000000000]
InverseA_addr        (getelementptr    ) [ 000000000]
InverseA_assign_load (load             ) [ 000000000]
StgValue_73          (store            ) [ 000000000]
StgValue_74          (br               ) [ 000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="InverseA">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InverseA"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cholesky_inverse_top_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cholesky_inverse_top.2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="a_i_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="InverseA_assign_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="InverseA_assign/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="A_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="6" slack="0"/>
<pin id="64" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="4" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="a_i_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="6" slack="1"/>
<pin id="77" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_i_addr/4 "/>
</bind>
</comp>

<comp id="79" class="1004" name="StgValue_43_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_43/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="InverseA_assign_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="6" slack="0"/>
<pin id="90" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="InverseA_assign_addr/7 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="InverseA_assign_load/7 "/>
</bind>
</comp>

<comp id="98" class="1004" name="InverseA_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="6" slack="1"/>
<pin id="102" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="InverseA_addr/8 "/>
</bind>
</comp>

<comp id="105" class="1004" name="StgValue_73_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/8 "/>
</bind>
</comp>

<comp id="112" class="1005" name="r_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="1"/>
<pin id="114" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="r_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="3" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="c_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="3" slack="1"/>
<pin id="125" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="c_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="3" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="134" class="1005" name="r1_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="1"/>
<pin id="136" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r1 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="r1_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="3" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r1/6 "/>
</bind>
</comp>

<comp id="145" class="1005" name="c2_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="1"/>
<pin id="147" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c2 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="c2_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="3" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2/7 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_cholesky_inverse_top_2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="inverse_OK/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="0"/>
<pin id="164" dir="0" index="1" bw="3" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="r_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_9_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="0"/>
<pin id="176" dir="0" index="1" bw="3" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_16_cast_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="0" index="1" bw="3" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="c_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_4_cast_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_11_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="1"/>
<pin id="204" dir="0" index="1" bw="3" slack="0"/>
<pin id="205" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_19_cast_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="0" index="1" bw="3" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="218" class="1004" name="r_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_2/6 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_10_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="0" index="1" bw="3" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_18_cast_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_5_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="0" index="1" bw="3" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="242" class="1004" name="c_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_2/7 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_6_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/7 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_12_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="1"/>
<pin id="254" dir="0" index="1" bw="3" slack="0"/>
<pin id="255" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_20_cast_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/7 "/>
</bind>
</comp>

<comp id="265" class="1005" name="r_1_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="270" class="1005" name="tmp_16_cast_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="1"/>
<pin id="272" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16_cast "/>
</bind>
</comp>

<comp id="278" class="1005" name="c_1_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="283" class="1005" name="tmp_19_cast_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="1"/>
<pin id="285" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_cast "/>
</bind>
</comp>

<comp id="288" class="1005" name="A_addr_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="1"/>
<pin id="290" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="293" class="1005" name="inverse_OK_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="inverse_OK "/>
</bind>
</comp>

<comp id="300" class="1005" name="r_2_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="0"/>
<pin id="302" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r_2 "/>
</bind>
</comp>

<comp id="305" class="1005" name="tmp_18_cast_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="1"/>
<pin id="307" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_cast "/>
</bind>
</comp>

<comp id="313" class="1005" name="c_2_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="0"/>
<pin id="315" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

<comp id="318" class="1005" name="tmp_20_cast_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="1"/>
<pin id="320" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_cast "/>
</bind>
</comp>

<comp id="323" class="1005" name="InverseA_assign_addr_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="1"/>
<pin id="325" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="InverseA_assign_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="42" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="42" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="84"><net_src comp="67" pin="3"/><net_sink comp="79" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="42" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="86" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="42" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="92" pin="3"/><net_sink comp="105" pin=1"/></net>

<net id="111"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="161"><net_src comp="40" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="116" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="116" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="116" pin="4"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="38" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="174" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="127" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="127" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="127" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="198" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="202" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="216"><net_src comp="138" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="138" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="138" pin="4"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="38" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="149" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="22" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="149" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="149" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="252" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="268"><net_src comp="168" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="273"><net_src comp="182" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="281"><net_src comp="192" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="286"><net_src comp="207" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="291"><net_src comp="60" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="296"><net_src comp="156" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="218" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="308"><net_src comp="232" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="316"><net_src comp="242" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="321"><net_src comp="257" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="326"><net_src comp="86" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="92" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: InverseA | {8 }
 - Input state : 
	Port: cholesky_inverse_top : A | {3 4 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		r_1 : 1
		StgValue_21 : 2
		tmp_9 : 1
		tmp_16_cast : 2
	State 3
		tmp_2 : 1
		c_1 : 1
		StgValue_32 : 2
		tmp_4_cast : 1
		tmp_11 : 2
		tmp_19_cast : 3
		A_addr : 4
		A_load : 5
	State 4
		StgValue_43 : 1
	State 5
	State 6
		tmp_1 : 1
		r_2 : 1
		StgValue_51 : 2
		tmp_10 : 1
		tmp_18_cast : 2
	State 7
		tmp_5 : 1
		c_2 : 1
		StgValue_62 : 2
		tmp_6_cast : 1
		tmp_12 : 2
		tmp_20_cast : 3
		InverseA_assign_addr : 4
		InverseA_assign_load : 5
	State 8
		StgValue_73 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_cholesky_inverse_top_2_fu_156 |    2    |    27   | 17.2248 |   2881  |   4509  |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|          |             r_1_fu_168            |    0    |    0    |    0    |    0    |    11   |
|          |             c_1_fu_192            |    0    |    0    |    0    |    0    |    11   |
|    add   |           tmp_11_fu_202           |    0    |    0    |    0    |    0    |    15   |
|          |             r_2_fu_218            |    0    |    0    |    0    |    0    |    11   |
|          |             c_2_fu_242            |    0    |    0    |    0    |    0    |    11   |
|          |           tmp_12_fu_252           |    0    |    0    |    0    |    0    |    15   |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|          |             tmp_fu_162            |    0    |    0    |    0    |    0    |    9    |
|   icmp   |            tmp_2_fu_186           |    0    |    0    |    0    |    0    |    9    |
|          |            tmp_1_fu_212           |    0    |    0    |    0    |    0    |    9    |
|          |            tmp_5_fu_236           |    0    |    0    |    0    |    0    |    9    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|            tmp_9_fu_174           |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_10_fu_224           |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|          |         tmp_16_cast_fu_182        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_4_cast_fu_198         |    0    |    0    |    0    |    0    |    0    |
|   zext   |         tmp_19_cast_fu_207        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_18_cast_fu_232        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_6_cast_fu_248         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_20_cast_fu_257        |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                   |    2    |    27   | 17.2248 |   2881  |   4619  |
|----------|-----------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|InverseA_assign|    0   |   64   |    8   |
|      a_i      |    0   |   64   |    8   |
+---------------+--------+--------+--------+
|     Total     |    0   |   128  |   16   |
+---------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       A_addr_reg_288       |    4   |
|InverseA_assign_addr_reg_323|    4   |
|         c2_reg_145         |    3   |
|         c_1_reg_278        |    3   |
|         c_2_reg_313        |    3   |
|          c_reg_123         |    3   |
|     inverse_OK_reg_293     |   32   |
|         r1_reg_134         |    3   |
|         r_1_reg_265        |    3   |
|         r_2_reg_300        |    3   |
|          r_reg_112         |    3   |
|     tmp_16_cast_reg_270    |    6   |
|     tmp_18_cast_reg_305    |    6   |
|     tmp_19_cast_reg_283    |   64   |
|     tmp_20_cast_reg_318    |   64   |
+----------------------------+--------+
|            Total           |   204  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_92 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  1.312  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |   27   |   17   |  2881  |  4619  |
|   Memory  |    0   |    -   |    -   |   128  |   16   |
|Multiplexer|    -   |    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |    -   |   204  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   27   |   18   |  3213  |  4653  |
+-----------+--------+--------+--------+--------+--------+
