<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>InstrEmitter.h source code [llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::InstrEmitter "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>CodeGen</a>/<a href='./'>SelectionDAG</a>/<a href='InstrEmitter.h.html'>InstrEmitter.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- InstrEmitter.h - Emit MachineInstrs for the SelectionDAG -*- C++ -*--==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This declares the Emit routines for the SelectionDAG class, which creates</i></td></tr>
<tr><th id="10">10</th><td><i>// MachineInstrs based on the decisions of the SelectionDAG instruction</i></td></tr>
<tr><th id="11">11</th><td><i>// selection.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#<span data-ppcond="15">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_CODEGEN_SELECTIONDAG_INSTREMITTER_H">LLVM_LIB_CODEGEN_SELECTIONDAG_INSTREMITTER_H</span></u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_CODEGEN_SELECTIONDAG_INSTREMITTER_H" data-ref="_M/LLVM_LIB_CODEGEN_SELECTIONDAG_INSTREMITTER_H">LLVM_LIB_CODEGEN_SELECTIONDAG_INSTREMITTER_H</dfn></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAG.h.html">"llvm/CodeGen/SelectionDAG.h"</a></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" id="llvm::MachineInstrBuilder">MachineInstrBuilder</a>;</td></tr>
<tr><th id="25">25</th><td><b>class</b> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" id="llvm::MCInstrDesc">MCInstrDesc</a>;</td></tr>
<tr><th id="26">26</th><td><b>class</b> <a class="type" href="SDNodeDbgValue.h.html#llvm::SDDbgValue" title='llvm::SDDbgValue' data-ref="llvm::SDDbgValue" id="llvm::SDDbgValue">SDDbgValue</a>;</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>class</b> <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#105" title="__attribute__ ((visibility(&quot;hidden&quot;)))" data-ref="_M/LLVM_LIBRARY_VISIBILITY">LLVM_LIBRARY_VISIBILITY</a> <dfn class="type def" id="llvm::InstrEmitter" title='llvm::InstrEmitter' data-ref="llvm::InstrEmitter">InstrEmitter</dfn> {</td></tr>
<tr><th id="29">29</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="decl" id="llvm::InstrEmitter::MF" title='llvm::InstrEmitter::MF' data-ref="llvm::InstrEmitter::MF">MF</dfn>;</td></tr>
<tr><th id="30">30</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="decl" id="llvm::InstrEmitter::MRI" title='llvm::InstrEmitter::MRI' data-ref="llvm::InstrEmitter::MRI">MRI</dfn>;</td></tr>
<tr><th id="31">31</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="decl" id="llvm::InstrEmitter::TII" title='llvm::InstrEmitter::TII' data-ref="llvm::InstrEmitter::TII">TII</dfn>;</td></tr>
<tr><th id="32">32</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="decl" id="llvm::InstrEmitter::TRI" title='llvm::InstrEmitter::TRI' data-ref="llvm::InstrEmitter::TRI">TRI</dfn>;</td></tr>
<tr><th id="33">33</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> *<dfn class="decl" id="llvm::InstrEmitter::TLI" title='llvm::InstrEmitter::TLI' data-ref="llvm::InstrEmitter::TLI">TLI</dfn>;</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="llvm::InstrEmitter::MBB" title='llvm::InstrEmitter::MBB' data-ref="llvm::InstrEmitter::MBB">MBB</dfn>;</td></tr>
<tr><th id="36">36</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="decl" id="llvm::InstrEmitter::InsertPos" title='llvm::InstrEmitter::InsertPos' data-ref="llvm::InstrEmitter::InsertPos">InsertPos</dfn>;</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td>  <i class="doc">/// EmitCopyFromReg - Generate machine code for an CopyFromReg node or an</i></td></tr>
<tr><th id="39">39</th><td><i class="doc">  /// implicit physical register output.</i></td></tr>
<tr><th id="40">40</th><td>  <em>void</em> <a class="decl" href="InstrEmitter.cpp.html#_ZN4llvm12InstrEmitter15EmitCopyFromRegEPNS_6SDNodeEjbbjRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" title='llvm::InstrEmitter::EmitCopyFromReg' data-ref="_ZN4llvm12InstrEmitter15EmitCopyFromRegEPNS_6SDNodeEjbbjRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" id="_ZN4llvm12InstrEmitter15EmitCopyFromRegEPNS_6SDNodeEjbbjRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE">EmitCopyFromReg</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="1Node" title='Node' data-type='llvm::SDNode *' data-ref="1Node">Node</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="2ResNo" title='ResNo' data-type='unsigned int' data-ref="2ResNo">ResNo</dfn>,</td></tr>
<tr><th id="41">41</th><td>                       <em>bool</em> <dfn class="local col3 decl" id="3IsClone" title='IsClone' data-type='bool' data-ref="3IsClone">IsClone</dfn>, <em>bool</em> <dfn class="local col4 decl" id="4IsCloned" title='IsCloned' data-type='bool' data-ref="4IsCloned">IsCloned</dfn>,</td></tr>
<tr><th id="42">42</th><td>                       <em>unsigned</em> <dfn class="local col5 decl" id="5SrcReg" title='SrcReg' data-type='unsigned int' data-ref="5SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="43">43</th><td>                       <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="6VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp;' data-ref="6VRBaseMap">VRBaseMap</dfn>);</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <em>void</em> <a class="decl" href="InstrEmitter.cpp.html#_ZN4llvm12InstrEmitter22CreateVirtualRegistersEPNS_6SDNodeERNS_19MachineInstrBuilderERKNS_11MCInstrDescEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfo5125482" title='llvm::InstrEmitter::CreateVirtualRegisters' data-ref="_ZN4llvm12InstrEmitter22CreateVirtualRegistersEPNS_6SDNodeERNS_19MachineInstrBuilderERKNS_11MCInstrDescEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfo5125482" id="_ZN4llvm12InstrEmitter22CreateVirtualRegistersEPNS_6SDNodeERNS_19MachineInstrBuilderERKNS_11MCInstrDescEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfo5125482">CreateVirtualRegisters</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="7Node" title='Node' data-type='llvm::SDNode *' data-ref="7Node">Node</dfn>,</td></tr>
<tr><th id="46">46</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="8MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="8MIB">MIB</dfn>,</td></tr>
<tr><th id="47">47</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="9II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="9II">II</dfn>,</td></tr>
<tr><th id="48">48</th><td>                              <em>bool</em> <dfn class="local col0 decl" id="10IsClone" title='IsClone' data-type='bool' data-ref="10IsClone">IsClone</dfn>, <em>bool</em> <dfn class="local col1 decl" id="11IsCloned" title='IsCloned' data-type='bool' data-ref="11IsCloned">IsCloned</dfn>,</td></tr>
<tr><th id="49">49</th><td>                              <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; &amp;<dfn class="local col2 decl" id="12VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp;' data-ref="12VRBaseMap">VRBaseMap</dfn>);</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <i class="doc">/// getVR - Return the virtual register corresponding to the specified result</i></td></tr>
<tr><th id="52">52</th><td><i class="doc">  /// of the specified node.</i></td></tr>
<tr><th id="53">53</th><td>  <em>unsigned</em> <a class="decl" href="InstrEmitter.cpp.html#_ZN4llvm12InstrEmitter5getVRENS_7SDValueERNS_8DenseMapIS1_jNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_jEEEE" title='llvm::InstrEmitter::getVR' data-ref="_ZN4llvm12InstrEmitter5getVRENS_7SDValueERNS_8DenseMapIS1_jNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_jEEEE" id="_ZN4llvm12InstrEmitter5getVRENS_7SDValueERNS_8DenseMapIS1_jNS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_jEEEE">getVR</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="13Op" title='Op' data-type='llvm::SDValue' data-ref="13Op">Op</dfn>,</td></tr>
<tr><th id="54">54</th><td>                 <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; &amp;<dfn class="local col4 decl" id="14VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp;' data-ref="14VRBaseMap">VRBaseMap</dfn>);</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <i class="doc">/// AddRegisterOperand - Add the specified register as an operand to the</i></td></tr>
<tr><th id="57">57</th><td><i class="doc">  /// specified machine instr. Insert register copies if the register is</i></td></tr>
<tr><th id="58">58</th><td><i class="doc">  /// not in the required register class.</i></td></tr>
<tr><th id="59">59</th><td>  <em>void</em> <a class="decl" href="InstrEmitter.cpp.html#_ZN4llvm12InstrEmitter18AddRegisterOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6deta14602242" title='llvm::InstrEmitter::AddRegisterOperand' data-ref="_ZN4llvm12InstrEmitter18AddRegisterOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6deta14602242" id="_ZN4llvm12InstrEmitter18AddRegisterOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6deta14602242">AddRegisterOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col5 decl" id="15MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="15MIB">MIB</dfn>,</td></tr>
<tr><th id="60">60</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="16Op" title='Op' data-type='llvm::SDValue' data-ref="16Op">Op</dfn>,</td></tr>
<tr><th id="61">61</th><td>                          <em>unsigned</em> <dfn class="local col7 decl" id="17IIOpNum" title='IIOpNum' data-type='unsigned int' data-ref="17IIOpNum">IIOpNum</dfn>,</td></tr>
<tr><th id="62">62</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> *<dfn class="local col8 decl" id="18II" title='II' data-type='const llvm::MCInstrDesc *' data-ref="18II">II</dfn>,</td></tr>
<tr><th id="63">63</th><td>                          <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="19VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp;' data-ref="19VRBaseMap">VRBaseMap</dfn>,</td></tr>
<tr><th id="64">64</th><td>                          <em>bool</em> <dfn class="local col0 decl" id="20IsDebug" title='IsDebug' data-type='bool' data-ref="20IsDebug">IsDebug</dfn>, <em>bool</em> <dfn class="local col1 decl" id="21IsClone" title='IsClone' data-type='bool' data-ref="21IsClone">IsClone</dfn>, <em>bool</em> <dfn class="local col2 decl" id="22IsCloned" title='IsCloned' data-type='bool' data-ref="22IsCloned">IsCloned</dfn>);</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <i class="doc">/// AddOperand - Add the specified operand to the specified machine instr.  II</i></td></tr>
<tr><th id="67">67</th><td><i class="doc">  /// specifies the instruction information for the node, and IIOpNum is the</i></td></tr>
<tr><th id="68">68</th><td><i class="doc">  /// operand number (in the II) that we are adding. IIOpNum and II are used for</i></td></tr>
<tr><th id="69">69</th><td><i class="doc">  /// assertions only.</i></td></tr>
<tr><th id="70">70</th><td>  <em>void</em> <a class="decl" href="InstrEmitter.cpp.html#_ZN4llvm12InstrEmitter10AddOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEEbbb" title='llvm::InstrEmitter::AddOperand' data-ref="_ZN4llvm12InstrEmitter10AddOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEEbbb" id="_ZN4llvm12InstrEmitter10AddOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_jNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEEbbb">AddOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="23MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="23MIB">MIB</dfn>,</td></tr>
<tr><th id="71">71</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="24Op" title='Op' data-type='llvm::SDValue' data-ref="24Op">Op</dfn>,</td></tr>
<tr><th id="72">72</th><td>                  <em>unsigned</em> <dfn class="local col5 decl" id="25IIOpNum" title='IIOpNum' data-type='unsigned int' data-ref="25IIOpNum">IIOpNum</dfn>,</td></tr>
<tr><th id="73">73</th><td>                  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> *<dfn class="local col6 decl" id="26II" title='II' data-type='const llvm::MCInstrDesc *' data-ref="26II">II</dfn>,</td></tr>
<tr><th id="74">74</th><td>                  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="27VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp;' data-ref="27VRBaseMap">VRBaseMap</dfn>,</td></tr>
<tr><th id="75">75</th><td>                  <em>bool</em> <dfn class="local col8 decl" id="28IsDebug" title='IsDebug' data-type='bool' data-ref="28IsDebug">IsDebug</dfn>, <em>bool</em> <dfn class="local col9 decl" id="29IsClone" title='IsClone' data-type='bool' data-ref="29IsClone">IsClone</dfn>, <em>bool</em> <dfn class="local col0 decl" id="30IsCloned" title='IsCloned' data-type='bool' data-ref="30IsCloned">IsCloned</dfn>);</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <i class="doc">/// ConstrainForSubReg - Try to constrain VReg to a register class that</i></td></tr>
<tr><th id="78">78</th><td><i class="doc">  /// supports SubIdx sub-registers.  Emit a copy if that isn't possible.</i></td></tr>
<tr><th id="79">79</th><td><i class="doc">  /// Return the virtual register to use.</i></td></tr>
<tr><th id="80">80</th><td>  <em>unsigned</em> <a class="decl" href="InstrEmitter.cpp.html#_ZN4llvm12InstrEmitter18ConstrainForSubRegEjjNS_3MVTEbRKNS_8DebugLocE" title='llvm::InstrEmitter::ConstrainForSubReg' data-ref="_ZN4llvm12InstrEmitter18ConstrainForSubRegEjjNS_3MVTEbRKNS_8DebugLocE" id="_ZN4llvm12InstrEmitter18ConstrainForSubRegEjjNS_3MVTEbRKNS_8DebugLocE">ConstrainForSubReg</a>(<em>unsigned</em> <dfn class="local col1 decl" id="31VReg" title='VReg' data-type='unsigned int' data-ref="31VReg">VReg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="32SubIdx" title='SubIdx' data-type='unsigned int' data-ref="32SubIdx">SubIdx</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col3 decl" id="33VT" title='VT' data-type='llvm::MVT' data-ref="33VT">VT</dfn>,</td></tr>
<tr><th id="81">81</th><td>                              <em>bool</em> <dfn class="local col4 decl" id="34isDivergent" title='isDivergent' data-type='bool' data-ref="34isDivergent">isDivergent</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="35DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="35DL">DL</dfn>);</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <i class="doc">/// EmitSubregNode - Generate machine code for subreg nodes.</i></td></tr>
<tr><th id="84">84</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="85">85</th><td>  <em>void</em> <a class="decl" href="InstrEmitter.cpp.html#_ZN4llvm12InstrEmitter14EmitSubregNodeEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEEbb" title='llvm::InstrEmitter::EmitSubregNode' data-ref="_ZN4llvm12InstrEmitter14EmitSubregNodeEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEEbb" id="_ZN4llvm12InstrEmitter14EmitSubregNodeEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEEbb">EmitSubregNode</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="36Node" title='Node' data-type='llvm::SDNode *' data-ref="36Node">Node</dfn>, <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="37VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp;' data-ref="37VRBaseMap">VRBaseMap</dfn>,</td></tr>
<tr><th id="86">86</th><td>                      <em>bool</em> <dfn class="local col8 decl" id="38IsClone" title='IsClone' data-type='bool' data-ref="38IsClone">IsClone</dfn>, <em>bool</em> <dfn class="local col9 decl" id="39IsCloned" title='IsCloned' data-type='bool' data-ref="39IsCloned">IsCloned</dfn>);</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <i class="doc">/// EmitCopyToRegClassNode - Generate machine code for COPY_TO_REGCLASS nodes.</i></td></tr>
<tr><th id="89">89</th><td><i class="doc">  /// COPY_TO_REGCLASS is just a normal copy, except that the destination</i></td></tr>
<tr><th id="90">90</th><td><i class="doc">  /// register is constrained to be in a particular register class.</i></td></tr>
<tr><th id="91">91</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="92">92</th><td>  <em>void</em> <a class="decl" href="InstrEmitter.cpp.html#_ZN4llvm12InstrEmitter22EmitCopyToRegClassNodeEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" title='llvm::InstrEmitter::EmitCopyToRegClassNode' data-ref="_ZN4llvm12InstrEmitter22EmitCopyToRegClassNodeEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" id="_ZN4llvm12InstrEmitter22EmitCopyToRegClassNodeEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE">EmitCopyToRegClassNode</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="40Node" title='Node' data-type='llvm::SDNode *' data-ref="40Node">Node</dfn>,</td></tr>
<tr><th id="93">93</th><td>                              <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; &amp;<dfn class="local col1 decl" id="41VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp;' data-ref="41VRBaseMap">VRBaseMap</dfn>);</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <i class="doc">/// EmitRegSequence - Generate machine code for REG_SEQUENCE nodes.</i></td></tr>
<tr><th id="96">96</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="97">97</th><td>  <em>void</em> <a class="decl" href="InstrEmitter.cpp.html#_ZN4llvm12InstrEmitter15EmitRegSequenceEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEEbb" title='llvm::InstrEmitter::EmitRegSequence' data-ref="_ZN4llvm12InstrEmitter15EmitRegSequenceEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEEbb" id="_ZN4llvm12InstrEmitter15EmitRegSequenceEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEEbb">EmitRegSequence</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="42Node" title='Node' data-type='llvm::SDNode *' data-ref="42Node">Node</dfn>, <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; &amp;<dfn class="local col3 decl" id="43VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp;' data-ref="43VRBaseMap">VRBaseMap</dfn>,</td></tr>
<tr><th id="98">98</th><td>                       <em>bool</em> <dfn class="local col4 decl" id="44IsClone" title='IsClone' data-type='bool' data-ref="44IsClone">IsClone</dfn>, <em>bool</em> <dfn class="local col5 decl" id="45IsCloned" title='IsCloned' data-type='bool' data-ref="45IsCloned">IsCloned</dfn>);</td></tr>
<tr><th id="99">99</th><td><b>public</b>:</td></tr>
<tr><th id="100">100</th><td>  <i class="doc">/// CountResults - The results of target nodes have register or immediate</i></td></tr>
<tr><th id="101">101</th><td><i class="doc">  /// operands first, then an optional chain, and optional flag operands</i></td></tr>
<tr><th id="102">102</th><td><i class="doc">  /// (which do not go into the machine instrs.)</i></td></tr>
<tr><th id="103">103</th><td>  <em>static</em> <em>unsigned</em> <a class="decl" href="InstrEmitter.cpp.html#_ZN4llvm12InstrEmitter12CountResultsEPNS_6SDNodeE" title='llvm::InstrEmitter::CountResults' data-ref="_ZN4llvm12InstrEmitter12CountResultsEPNS_6SDNodeE" id="_ZN4llvm12InstrEmitter12CountResultsEPNS_6SDNodeE">CountResults</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="46Node" title='Node' data-type='llvm::SDNode *' data-ref="46Node">Node</dfn>);</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <i class="doc">/// EmitDbgValue - Generate machine instruction for a dbg_value node.</i></td></tr>
<tr><th id="106">106</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="107">107</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="decl" href="InstrEmitter.cpp.html#_ZN4llvm12InstrEmitter12EmitDbgValueEPNS_10SDDbgValueERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" title='llvm::InstrEmitter::EmitDbgValue' data-ref="_ZN4llvm12InstrEmitter12EmitDbgValueEPNS_10SDDbgValueERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" id="_ZN4llvm12InstrEmitter12EmitDbgValueEPNS_10SDDbgValueERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE">EmitDbgValue</a>(<a class="type" href="SDNodeDbgValue.h.html#llvm::SDDbgValue" title='llvm::SDDbgValue' data-ref="llvm::SDDbgValue">SDDbgValue</a> *<dfn class="local col7 decl" id="47SD" title='SD' data-type='llvm::SDDbgValue *' data-ref="47SD">SD</dfn>,</td></tr>
<tr><th id="108">108</th><td>                             <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; &amp;<dfn class="local col8 decl" id="48VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp;' data-ref="48VRBaseMap">VRBaseMap</dfn>);</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <i class="doc">/// Generate machine instruction for a dbg_label node.</i></td></tr>
<tr><th id="111">111</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="decl" href="InstrEmitter.cpp.html#_ZN4llvm12InstrEmitter12EmitDbgLabelEPNS_10SDDbgLabelE" title='llvm::InstrEmitter::EmitDbgLabel' data-ref="_ZN4llvm12InstrEmitter12EmitDbgLabelEPNS_10SDDbgLabelE" id="_ZN4llvm12InstrEmitter12EmitDbgLabelEPNS_10SDDbgLabelE">EmitDbgLabel</a>(<a class="type" href="SDNodeDbgValue.h.html#llvm::SDDbgLabel" title='llvm::SDDbgLabel' data-ref="llvm::SDDbgLabel">SDDbgLabel</a> *<dfn class="local col9 decl" id="49SD" title='SD' data-type='llvm::SDDbgLabel *' data-ref="49SD">SD</dfn>);</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <i class="doc">/// EmitNode - Generate machine code for a node and needed dependencies.</i></td></tr>
<tr><th id="114">114</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="115">115</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12InstrEmitter8EmitNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" title='llvm::InstrEmitter::EmitNode' data-ref="_ZN4llvm12InstrEmitter8EmitNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE">EmitNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="50Node" title='Node' data-type='llvm::SDNode *' data-ref="50Node">Node</dfn>, <em>bool</em> <dfn class="local col1 decl" id="51IsClone" title='IsClone' data-type='bool' data-ref="51IsClone">IsClone</dfn>, <em>bool</em> <dfn class="local col2 decl" id="52IsCloned" title='IsCloned' data-type='bool' data-ref="52IsCloned">IsCloned</dfn>,</td></tr>
<tr><th id="116">116</th><td>                <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; &amp;<dfn class="local col3 decl" id="53VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp;' data-ref="53VRBaseMap">VRBaseMap</dfn>) {</td></tr>
<tr><th id="117">117</th><td>    <b>if</b> (<a class="local col0 ref" href="#50Node" title='Node' data-ref="50Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="118">118</th><td>      <a class="member" href="InstrEmitter.cpp.html#_ZN4llvm12InstrEmitter15EmitMachineNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" title='llvm::InstrEmitter::EmitMachineNode' data-ref="_ZN4llvm12InstrEmitter15EmitMachineNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE">EmitMachineNode</a>(<a class="local col0 ref" href="#50Node" title='Node' data-ref="50Node">Node</a>, <a class="local col1 ref" href="#51IsClone" title='IsClone' data-ref="51IsClone">IsClone</a>, <a class="local col2 ref" href="#52IsCloned" title='IsCloned' data-ref="52IsCloned">IsCloned</a>, <span class='refarg'><a class="local col3 ref" href="#53VRBaseMap" title='VRBaseMap' data-ref="53VRBaseMap">VRBaseMap</a></span>);</td></tr>
<tr><th id="119">119</th><td>    <b>else</b></td></tr>
<tr><th id="120">120</th><td>      <a class="member" href="InstrEmitter.cpp.html#_ZN4llvm12InstrEmitter15EmitSpecialNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" title='llvm::InstrEmitter::EmitSpecialNode' data-ref="_ZN4llvm12InstrEmitter15EmitSpecialNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE">EmitSpecialNode</a>(<a class="local col0 ref" href="#50Node" title='Node' data-ref="50Node">Node</a>, <a class="local col1 ref" href="#51IsClone" title='IsClone' data-ref="51IsClone">IsClone</a>, <a class="local col2 ref" href="#52IsCloned" title='IsCloned' data-ref="52IsCloned">IsCloned</a>, <span class='refarg'><a class="local col3 ref" href="#53VRBaseMap" title='VRBaseMap' data-ref="53VRBaseMap">VRBaseMap</a></span>);</td></tr>
<tr><th id="121">121</th><td>  }</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <i class="doc">/// getBlock - Return the current basic block.</i></td></tr>
<tr><th id="124">124</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl def" id="_ZN4llvm12InstrEmitter8getBlockEv" title='llvm::InstrEmitter::getBlock' data-ref="_ZN4llvm12InstrEmitter8getBlockEv">getBlock</dfn>() { <b>return</b> <a class="member" href="#llvm::InstrEmitter::MBB" title='llvm::InstrEmitter::MBB' data-ref="llvm::InstrEmitter::MBB">MBB</a>; }</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <i class="doc">/// getInsertPos - Return the current insertion position.</i></td></tr>
<tr><th id="127">127</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="decl def" id="_ZN4llvm12InstrEmitter12getInsertPosEv" title='llvm::InstrEmitter::getInsertPos' data-ref="_ZN4llvm12InstrEmitter12getInsertPosEv">getInsertPos</dfn>() { <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="#llvm::InstrEmitter::InsertPos" title='llvm::InstrEmitter::InsertPos' data-ref="llvm::InstrEmitter::InsertPos">InsertPos</a>; }</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <i class="doc">/// InstrEmitter - Construct an InstrEmitter and set it to start inserting</i></td></tr>
<tr><th id="130">130</th><td><i class="doc">  /// at the given position in the given block.</i></td></tr>
<tr><th id="131">131</th><td>  <a class="decl" href="InstrEmitter.cpp.html#_ZN4llvm12InstrEmitterC1EPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::InstrEmitter::InstrEmitter' data-ref="_ZN4llvm12InstrEmitterC1EPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" id="_ZN4llvm12InstrEmitterC1EPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">InstrEmitter</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="54mbb" title='mbb' data-type='llvm::MachineBasicBlock *' data-ref="54mbb">mbb</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="55insertpos" title='insertpos' data-type='MachineBasicBlock::iterator' data-ref="55insertpos">insertpos</dfn>);</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><b>private</b>:</td></tr>
<tr><th id="134">134</th><td>  <em>void</em> <a class="decl" href="InstrEmitter.cpp.html#_ZN4llvm12InstrEmitter15EmitMachineNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" title='llvm::InstrEmitter::EmitMachineNode' data-ref="_ZN4llvm12InstrEmitter15EmitMachineNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" id="_ZN4llvm12InstrEmitter15EmitMachineNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE">EmitMachineNode</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="56Node" title='Node' data-type='llvm::SDNode *' data-ref="56Node">Node</dfn>, <em>bool</em> <dfn class="local col7 decl" id="57IsClone" title='IsClone' data-type='bool' data-ref="57IsClone">IsClone</dfn>, <em>bool</em> <dfn class="local col8 decl" id="58IsCloned" title='IsCloned' data-type='bool' data-ref="58IsCloned">IsCloned</dfn>,</td></tr>
<tr><th id="135">135</th><td>                       <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="59VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp;' data-ref="59VRBaseMap">VRBaseMap</dfn>);</td></tr>
<tr><th id="136">136</th><td>  <em>void</em> <a class="decl" href="InstrEmitter.cpp.html#_ZN4llvm12InstrEmitter15EmitSpecialNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" title='llvm::InstrEmitter::EmitSpecialNode' data-ref="_ZN4llvm12InstrEmitter15EmitSpecialNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE" id="_ZN4llvm12InstrEmitter15EmitSpecialNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE">EmitSpecialNode</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="60Node" title='Node' data-type='llvm::SDNode *' data-ref="60Node">Node</dfn>, <em>bool</em> <dfn class="local col1 decl" id="61IsClone" title='IsClone' data-type='bool' data-ref="61IsClone">IsClone</dfn>, <em>bool</em> <dfn class="local col2 decl" id="62IsCloned" title='IsCloned' data-type='bool' data-ref="62IsCloned">IsCloned</dfn>,</td></tr>
<tr><th id="137">137</th><td>                       <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <em>unsigned</em>&gt; &amp;<dfn class="local col3 decl" id="63VRBaseMap" title='VRBaseMap' data-type='DenseMap&lt;llvm::SDValue, unsigned int&gt; &amp;' data-ref="63VRBaseMap">VRBaseMap</dfn>);</td></tr>
<tr><th id="138">138</th><td>};</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>}</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><u>#<span data-ppcond="15">endif</span></u></td></tr>
<tr><th id="143">143</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='InstrEmitter.cpp.html'>llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
