{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543523018621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543523018621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 18:23:38 2018 " "Processing started: Thu Nov 29 18:23:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543523018621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543523018621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MICROCONTROLADOR -c MICROCONTROLADOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off MICROCONTROLADOR -c MICROCONTROLADOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543523018621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543523019107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_7SEG-BEHAVIORAL " "Found design unit 1: LED_7SEG-BEHAVIORAL" {  } { { "LED_7SEG.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/LED_7SEG.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543523019941 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_7SEG " "Found entity 1: LED_7SEG" {  } { { "LED_7SEG.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/LED_7SEG.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543523019941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543523019941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Behavioral " "Found design unit 1: ULA-Behavioral" {  } { { "ULA.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/ULA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543523019949 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543523019949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543523019949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTRADOR-Behavioral " "Found design unit 1: REGISTRADOR-Behavioral" {  } { { "registrador.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/registrador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543523019949 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR " "Found entity 1: REGISTRADOR" {  } { { "registrador.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/registrador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543523019949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543523019949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULTIPLEXADOR-Behavioral " "Found design unit 1: MULTIPLEXADOR-Behavioral" {  } { { "Multiplexador.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/Multiplexador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543523019961 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLEXADOR " "Found entity 1: MULTIPLEXADOR" {  } { { "Multiplexador.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/Multiplexador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543523019961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543523019961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caminho_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caminho_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAMINHO_DADOS-Behavioral " "Found design unit 1: CAMINHO_DADOS-Behavioral" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/CAMINHO_DADOS.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543523019970 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAMINHO_DADOS " "Found entity 1: CAMINHO_DADOS" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/CAMINHO_DADOS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543523019970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543523019970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caminho_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caminho_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAMINHO_CONTROLE-Behavioral " "Found design unit 1: CAMINHO_CONTROLE-Behavioral" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/CAMINHO_CONTROLE.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543523019980 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAMINHO_CONTROLE " "Found entity 1: CAMINHO_CONTROLE" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/CAMINHO_CONTROLE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543523019980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543523019980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BANCO_REGISTRADORES-Behavioral " "Found design unit 1: BANCO_REGISTRADORES-Behavioral" {  } { { "Banco_Registradores.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/Banco_Registradores.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543523019980 ""} { "Info" "ISGN_ENTITY_NAME" "1 BANCO_REGISTRADORES " "Found entity 1: BANCO_REGISTRADORES" {  } { { "Banco_Registradores.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/Banco_Registradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543523019980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543523019980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontrolador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microcontrolador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MICROCONTROLADOR-BEHAVIORAL " "Found design unit 1: MICROCONTROLADOR-BEHAVIORAL" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543523019995 ""} { "Info" "ISGN_ENTITY_NAME" "1 MICROCONTROLADOR " "Found entity 1: MICROCONTROLADOR" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543523019995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543523019995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-BEHAVIORAL " "Found design unit 1: ROM-BEHAVIORAL" {  } { { "ROM.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/ROM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543523019995 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/ROM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543523019995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543523019995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_microcontrolador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_microcontrolador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_MICROCONTROLADOR-BEHAVIORAL " "Found design unit 1: TB_MICROCONTROLADOR-BEHAVIORAL" {  } { { "TB_MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/TB_MICROCONTROLADOR.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543523019995 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_MICROCONTROLADOR " "Found entity 1: TB_MICROCONTROLADOR" {  } { { "TB_MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/TB_MICROCONTROLADOR.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543523019995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543523019995 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MICROCONTROLADOR " "Elaborating entity \"MICROCONTROLADOR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543523020095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMINHO_DADOS CAMINHO_DADOS:Dados " "Elaborating entity \"CAMINHO_DADOS\" for hierarchy \"CAMINHO_DADOS:Dados\"" {  } { { "MICROCONTROLADOR.vhd" "Dados" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543523020111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANCO_REGISTRADORES CAMINHO_DADOS:Dados\|BANCO_REGISTRADORES:U00 " "Elaborating entity \"BANCO_REGISTRADORES\" for hierarchy \"CAMINHO_DADOS:Dados\|BANCO_REGISTRADORES:U00\"" {  } { { "CAMINHO_DADOS.vhd" "U00" { Text "D:/VHDL/Trabalho_final/Microcontrolador/CAMINHO_DADOS.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543523020127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTRADOR CAMINHO_DADOS:Dados\|BANCO_REGISTRADORES:U00\|REGISTRADOR:UR0 " "Elaborating entity \"REGISTRADOR\" for hierarchy \"CAMINHO_DADOS:Dados\|BANCO_REGISTRADORES:U00\|REGISTRADOR:UR0\"" {  } { { "Banco_Registradores.vhd" "UR0" { Text "D:/VHDL/Trabalho_final/Microcontrolador/Banco_Registradores.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543523020142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTIPLEXADOR CAMINHO_DADOS:Dados\|BANCO_REGISTRADORES:U00\|MULTIPLEXADOR:MUX1 " "Elaborating entity \"MULTIPLEXADOR\" for hierarchy \"CAMINHO_DADOS:Dados\|BANCO_REGISTRADORES:U00\|MULTIPLEXADOR:MUX1\"" {  } { { "Banco_Registradores.vhd" "MUX1" { Text "D:/VHDL/Trabalho_final/Microcontrolador/Banco_Registradores.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543523020158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA CAMINHO_DADOS:Dados\|ULA:U01 " "Elaborating entity \"ULA\" for hierarchy \"CAMINHO_DADOS:Dados\|ULA:U01\"" {  } { { "CAMINHO_DADOS.vhd" "U01" { Text "D:/VHDL/Trabalho_final/Microcontrolador/CAMINHO_DADOS.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543523020174 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_ZERO ULA.vhd(19) " "VHDL Signal Declaration warning at ULA.vhd(19): used explicit default value for signal \"w_ZERO\" because signal was never assigned a value" {  } { { "ULA.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/ULA.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1543523020180 "|MICROCONTROLADOR|CAMINHO_DADOS:Dados|ULA:U01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_ZERO ULA.vhd(45) " "VHDL Process Statement warning at ULA.vhd(45): signal \"w_ZERO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/ULA.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543523020180 "|MICROCONTROLADOR|CAMINHO_DADOS:Dados|ULA:U01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_7SEG CAMINHO_DADOS:Dados\|LED_7SEG:led " "Elaborating entity \"LED_7SEG\" for hierarchy \"CAMINHO_DADOS:Dados\|LED_7SEG:led\"" {  } { { "CAMINHO_DADOS.vhd" "led" { Text "D:/VHDL/Trabalho_final/Microcontrolador/CAMINHO_DADOS.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543523020180 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "O_LED7 LED_7SEG.vhd(15) " "VHDL Signal Declaration warning at LED_7SEG.vhd(15): used implicit default value for signal \"O_LED7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LED_7SEG.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/LED_7SEG.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1543523020180 "|MICROCONTROLADOR|CAMINHO_DADOS:Dados|LED_7SEG:led"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMINHO_CONTROLE CAMINHO_CONTROLE:controle " "Elaborating entity \"CAMINHO_CONTROLE\" for hierarchy \"CAMINHO_CONTROLE:controle\"" {  } { { "MICROCONTROLADOR.vhd" "controle" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543523020180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:rom_memorie " "Elaborating entity \"ROM\" for hierarchy \"ROM:rom_memorie\"" {  } { { "MICROCONTROLADOR.vhd" "rom_memorie" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543523020196 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM:rom_memorie\|rom " "RAM logic \"ROM:rom_memorie\|rom\" is uninferred due to inappropriate RAM size" {  } { { "ROM.vhd" "rom" { Text "D:/VHDL/Trabalho_final/Microcontrolador/ROM.vhd" 40 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1543523020744 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1543523020744 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/CAMINHO_CONTROLE.vhd" 23 -1 0 } } { "CAMINHO_CONTROLE.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/CAMINHO_CONTROLE.vhd" 38 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1543523021060 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1543523021060 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[0\] GND " "Pin \"O_LED7\[0\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[1\] GND " "Pin \"O_LED7\[1\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[2\] GND " "Pin \"O_LED7\[2\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[3\] GND " "Pin \"O_LED7\[3\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[4\] GND " "Pin \"O_LED7\[4\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[5\] GND " "Pin \"O_LED7\[5\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[6\] GND " "Pin \"O_LED7\[6\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[7\] GND " "Pin \"O_LED7\[7\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[8\] GND " "Pin \"O_LED7\[8\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[9\] GND " "Pin \"O_LED7\[9\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[10\] GND " "Pin \"O_LED7\[10\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[11\] GND " "Pin \"O_LED7\[11\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[12\] GND " "Pin \"O_LED7\[12\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[13\] GND " "Pin \"O_LED7\[13\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[14\] GND " "Pin \"O_LED7\[14\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[15\] GND " "Pin \"O_LED7\[15\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[16\] GND " "Pin \"O_LED7\[16\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[17\] GND " "Pin \"O_LED7\[17\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[18\] GND " "Pin \"O_LED7\[18\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[19\] GND " "Pin \"O_LED7\[19\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[20\] GND " "Pin \"O_LED7\[20\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[21\] GND " "Pin \"O_LED7\[21\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[22\] GND " "Pin \"O_LED7\[22\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[23\] GND " "Pin \"O_LED7\[23\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[24\] GND " "Pin \"O_LED7\[24\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[25\] GND " "Pin \"O_LED7\[25\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[26\] GND " "Pin \"O_LED7\[26\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[27\] GND " "Pin \"O_LED7\[27\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[28\] GND " "Pin \"O_LED7\[28\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[29\] GND " "Pin \"O_LED7\[29\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[30\] GND " "Pin \"O_LED7\[30\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "O_LED7\[31\] GND " "Pin \"O_LED7\[31\]\" is stuck at GND" {  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543523021098 "|MICROCONTROLADOR|O_LED7[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543523021098 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1543523021229 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "52 " "52 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1543523021383 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543523021753 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543523021753 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543523022062 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543523022062 ""} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Implemented 111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543523022062 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543523022062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543523022131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 18:23:42 2018 " "Processing ended: Thu Nov 29 18:23:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543523022131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543523022131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543523022131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543523022131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543523024308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543523024308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 18:23:43 2018 " "Processing started: Thu Nov 29 18:23:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543523024308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543523024308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MICROCONTROLADOR -c MICROCONTROLADOR " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MICROCONTROLADOR -c MICROCONTROLADOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543523024308 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543523024446 ""}
{ "Info" "0" "" "Project  = MICROCONTROLADOR" {  } {  } 0 0 "Project  = MICROCONTROLADOR" 0 0 "Fitter" 0 0 1543523024446 ""}
{ "Info" "0" "" "Revision = MICROCONTROLADOR" {  } {  } 0 0 "Revision = MICROCONTROLADOR" 0 0 "Fitter" 0 0 1543523024446 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1543523024562 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MICROCONTROLADOR EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"MICROCONTROLADOR\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543523024578 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543523024631 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543523024631 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543523024631 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543523024831 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543523024863 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543523025163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543523025163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543523025163 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543523025163 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/Trabalho_final/Microcontrolador/" { { 0 { 0 ""} 0 272 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543523025179 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/Trabalho_final/Microcontrolador/" { { 0 { 0 ""} 0 274 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543523025179 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/Trabalho_final/Microcontrolador/" { { 0 { 0 ""} 0 276 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543523025179 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/Trabalho_final/Microcontrolador/" { { 0 { 0 ""} 0 278 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543523025179 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/Trabalho_final/Microcontrolador/" { { 0 { 0 ""} 0 280 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543523025179 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543523025179 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543523025195 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MICROCONTROLADOR.sdc " "Synopsys Design Constraints File file not found: 'MICROCONTROLADOR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543523026409 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543523026411 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543523026416 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1543523026416 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543523026418 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I_CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node I_CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543523026434 ""}  } { { "MICROCONTROLADOR.vhd" "" { Text "D:/VHDL/Trabalho_final/Microcontrolador/MICROCONTROLADOR.vhd" 12 0 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I_CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/Trabalho_final/Microcontrolador/" { { 0 { 0 ""} 0 266 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543523026434 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543523026705 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543523026705 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543523026705 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543523026705 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543523026705 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543523026705 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543523026705 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543523026705 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543523026720 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1543523026720 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543523026720 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543523026772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543523027389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543523027489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543523027505 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543523027991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543523027991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543523028207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "D:/VHDL/Trabalho_final/Microcontrolador/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1543523028695 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543523028695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543523029358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1543523029358 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543523029358 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1543523029374 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543523029411 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543523029703 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543523029737 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543523029821 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543523030169 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VHDL/Trabalho_final/Microcontrolador/output_files/MICROCONTROLADOR.fit.smsg " "Generated suppressed messages file D:/VHDL/Trabalho_final/Microcontrolador/output_files/MICROCONTROLADOR.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543523030945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5399 " "Peak virtual memory: 5399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543523031362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 18:23:51 2018 " "Processing ended: Thu Nov 29 18:23:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543523031362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543523031362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543523031362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543523031362 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543523033142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543523033142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 18:23:53 2018 " "Processing started: Thu Nov 29 18:23:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543523033142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543523033142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MICROCONTROLADOR -c MICROCONTROLADOR " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MICROCONTROLADOR -c MICROCONTROLADOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543523033142 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1543523033975 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543523034006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543523034392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 18:23:54 2018 " "Processing ended: Thu Nov 29 18:23:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543523034392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543523034392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543523034392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543523034392 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543523035110 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543523036238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543523036238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 18:23:55 2018 " "Processing started: Thu Nov 29 18:23:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543523036238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543523036238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MICROCONTROLADOR -c MICROCONTROLADOR " "Command: quartus_sta MICROCONTROLADOR -c MICROCONTROLADOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543523036238 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1543523036345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543523036520 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543523036521 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543523036571 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543523036571 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MICROCONTROLADOR.sdc " "Synopsys Design Constraints File file not found: 'MICROCONTROLADOR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1543523036751 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1543523036751 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I_CLK I_CLK " "create_clock -period 1.000 -name I_CLK I_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543523036767 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543523036767 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1543523036865 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1543523036865 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1543523036865 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1543523036880 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1543523036896 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543523036896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.816 " "Worst-case setup slack is -3.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523036918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523036918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.816            -116.084 I_CLK  " "   -3.816            -116.084 I_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523036918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543523036918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523036918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523036918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 I_CLK  " "    0.357               0.000 I_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523036918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543523036918 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543523036934 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543523036934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523036934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523036934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -58.000 I_CLK  " "   -3.000             -58.000 I_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523036934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543523036934 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1543523037034 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1543523037050 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1543523037471 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1543523037512 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1543523037527 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543523037527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.331 " "Worst-case setup slack is -3.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523037527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523037527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.331             -97.877 I_CLK  " "   -3.331             -97.877 I_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523037527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543523037527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523037543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523037543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 I_CLK  " "    0.312               0.000 I_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523037543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543523037543 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543523037543 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543523037559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523037559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523037559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -58.000 I_CLK  " "   -3.000             -58.000 I_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523037559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543523037559 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1543523037628 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1543523037728 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1543523037728 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543523037728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.100 " "Worst-case setup slack is -2.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523037744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523037744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.100             -55.547 I_CLK  " "   -2.100             -55.547 I_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523037744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543523037744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523037744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523037744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 I_CLK  " "    0.185               0.000 I_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523037744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543523037744 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543523037759 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543523037759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523037781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523037781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -62.161 I_CLK  " "   -3.000             -62.161 I_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543523037781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543523037781 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1543523038029 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1543523038029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543523038171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 18:23:58 2018 " "Processing ended: Thu Nov 29 18:23:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543523038171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543523038171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543523038171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543523038171 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543523039854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543523039854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 18:23:59 2018 " "Processing started: Thu Nov 29 18:23:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543523039854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543523039854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MICROCONTROLADOR -c MICROCONTROLADOR " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MICROCONTROLADOR -c MICROCONTROLADOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543523039854 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MICROCONTROLADOR_6_1200mv_85c_slow.vho D:/VHDL/Trabalho_final/Microcontrolador/simulation/modelsim/ simulation " "Generated file MICROCONTROLADOR_6_1200mv_85c_slow.vho in folder \"D:/VHDL/Trabalho_final/Microcontrolador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543523040246 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MICROCONTROLADOR_6_1200mv_0c_slow.vho D:/VHDL/Trabalho_final/Microcontrolador/simulation/modelsim/ simulation " "Generated file MICROCONTROLADOR_6_1200mv_0c_slow.vho in folder \"D:/VHDL/Trabalho_final/Microcontrolador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543523040278 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MICROCONTROLADOR_min_1200mv_0c_fast.vho D:/VHDL/Trabalho_final/Microcontrolador/simulation/modelsim/ simulation " "Generated file MICROCONTROLADOR_min_1200mv_0c_fast.vho in folder \"D:/VHDL/Trabalho_final/Microcontrolador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543523040331 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MICROCONTROLADOR.vho D:/VHDL/Trabalho_final/Microcontrolador/simulation/modelsim/ simulation " "Generated file MICROCONTROLADOR.vho in folder \"D:/VHDL/Trabalho_final/Microcontrolador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543523040362 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MICROCONTROLADOR_6_1200mv_85c_vhd_slow.sdo D:/VHDL/Trabalho_final/Microcontrolador/simulation/modelsim/ simulation " "Generated file MICROCONTROLADOR_6_1200mv_85c_vhd_slow.sdo in folder \"D:/VHDL/Trabalho_final/Microcontrolador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543523040416 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MICROCONTROLADOR_6_1200mv_0c_vhd_slow.sdo D:/VHDL/Trabalho_final/Microcontrolador/simulation/modelsim/ simulation " "Generated file MICROCONTROLADOR_6_1200mv_0c_vhd_slow.sdo in folder \"D:/VHDL/Trabalho_final/Microcontrolador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543523040447 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MICROCONTROLADOR_min_1200mv_0c_vhd_fast.sdo D:/VHDL/Trabalho_final/Microcontrolador/simulation/modelsim/ simulation " "Generated file MICROCONTROLADOR_min_1200mv_0c_vhd_fast.sdo in folder \"D:/VHDL/Trabalho_final/Microcontrolador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543523040478 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MICROCONTROLADOR_vhd.sdo D:/VHDL/Trabalho_final/Microcontrolador/simulation/modelsim/ simulation " "Generated file MICROCONTROLADOR_vhd.sdo in folder \"D:/VHDL/Trabalho_final/Microcontrolador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543523040509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4579 " "Peak virtual memory: 4579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543523040578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 18:24:00 2018 " "Processing ended: Thu Nov 29 18:24:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543523040578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543523040578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543523040578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543523040578 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543523041215 ""}
