SCHEMATIC START ;
// created by map version G.38 on Thu Feb 10 03:19:11 2005 
COMP "LED_0" LOCATE =  SITE "AC4" LEVEL 1; 
COMP "LED_1" LOCATE =  SITE "AC3" LEVEL 1; 
COMP "LED_2" LOCATE =  SITE "AA6" LEVEL 1; 
COMP "LED_3" LOCATE =  SITE "AA5" LEVEL 1; 
COMP "reset" LOCATE =  SITE "AH5" LEVEL 1; 
COMP "gmii_rxd<0>" LOCATE =  SITE "K6" LEVEL 1; 
COMP "gmii_rxd<1>" LOCATE =  SITE "K5" LEVEL 1; 
COMP "gmii_rxd<2>" LOCATE =  SITE "J1" LEVEL 1; 
COMP "gmii_rxd<3>" LOCATE =  SITE "K1" LEVEL 1; 
COMP "gmii_txd<0>" LOCATE =  SITE "J7" LEVEL 1; 
COMP "gmii_txd<1>" LOCATE =  SITE "J8" LEVEL 1; 
COMP "gmii_txd<2>" LOCATE =  SITE "C1" LEVEL 1; 
COMP "gmii_txd<3>" LOCATE =  SITE "C2" LEVEL 1; 
COMP "gmii_rx_clk" LOCATE =  SITE "M8" LEVEL 1; 
COMP "clk100" LOCATE =  SITE "AJ15" LEVEL 1; 
COMP "phy_reset" LOCATE =  SITE "G6" LEVEL 1; 
COMP "gmii_rx_er" LOCATE =  SITE "J2" LEVEL 1; 
COMP "gmii_rx_dv" LOCATE =  SITE "M7" LEVEL 1; 
COMP "gmii_tx_en" LOCATE =  SITE "C4" LEVEL 1; 
COMP "gmii_tx_er" LOCATE =  SITE "H2" LEVEL 1; 
COMP "mii_tx_clk" LOCATE =  SITE "D3" LEVEL 1; 
NET "gmii_rx_clk_ibufg" BEL "bufg_gmii_rx_clk.GCLKMUX" USELOCALCONNECT ;
NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_GMII_MII_RX_RESET_I_RESET_OUT" 
MAXDELAY = 6.100 nS ;
NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_RESET_OUT" 
MAXDELAY = 6.100 nS ;
NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_RX_RESET_I_RESET_OUT" MAXDELAY = 6.100 
nS ;
NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_TX_RESET_I_RESET_OUT" MAXDELAY = 6.100 
nS ;
NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_TX_RESET_I_RESET_OUT_6" MAXDELAY = 
6.100 nS ;
NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_TX_RESET_I_RESET_OUT_5" MAXDELAY = 
6.100 nS ;
NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_TX_RESET_I_RESET_OUT_7" MAXDELAY = 
6.100 nS ;
NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_TX_RESET_I_RESET_OUT_3" MAXDELAY = 
6.100 nS ;
NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_TX_RESET_I_RESET_OUT_4" MAXDELAY = 
6.100 nS ;
NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_TX_RESET_I_RESET_OUT_2" MAXDELAY = 
6.100 nS ;
NET "trimac_core/BU2/U0/TRIMAC_INST_SYNC_TX_RESET_I_RESET_OUT_1" MAXDELAY = 
6.100 nS ;
PIN 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_Mram_mem_inst_ramb_0.A_pins<53>" 
= NET "gmii_rx_clk_bufg" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_Mram_mem_inst_ramb_0.A" ;
PIN 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/2/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1787.B_pins<53>"
= NET "gmii_rx_clk_bufg" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/2/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1787.B"
;
PIN 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/1/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1791.B_pins<53>"
= NET "gmii_rx_clk_bufg" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/1/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1791.B"
;
PIN 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/0/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1795.B_pins<53>"
= NET "gmii_rx_clk_bufg" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/0/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1795.B"
;
TIMEGRP "clk_rx" = BEL "gmii_rx_er_reg" BEL "gmii_rx_dv_reg" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_NEXT_WR_ADDR_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG4_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_GMII_MII_RX_RESET_I_R2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_ADDR_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_D_WR_REG_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_RAG_WRITESYNC_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_GMII_MII_RX_RESET_I_R3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_GMII_MII_RX_RESET_I_RESET_OUT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_IFG_CNTR_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_GMII_MII_RX_RESET_I_R1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_RAG_WRITESYNC_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_ADDRGRAY_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_ADDRGRAY_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_ADDRGRAY_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_RAG_WRITESYNC_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_COUNT_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG4_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_SFD_ENABLE" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_ALIGNMENT_ERR_REG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_MUXSEL" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG4_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG4_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_IFG_CNTR_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_D_WR_REG_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_D_WR_REG_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_D_WR_REG_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_IFG_CNTR_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_IFG_CNTR_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_IFG_CNTR_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_IFG_CNTR_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_IFG_CNTR_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_IFG_CNTR_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_D_WR_REG_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_D_WR_REG_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_D_WR_REG_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_D_WR_REG_7" PIN 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_Mram_mem_inst_ramb_0.A_pins<53>" 
BEL "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_ERR_WR" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_EN_WR_REG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_DV_WR" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_WR_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_ER_WR_REG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_D_WR_REG_8" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_EN_WREN_REG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_WR_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_WR_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_WR_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_WR_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_WR_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_WR_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_WR_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_RATE_GEN_COUNT_24" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_RATE_GEN_COUNT_27" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_RATE_GEN_COUNT_28" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_RATE_GEN_COUNT_22" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_RATE_GEN_COUNT_23" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_RATE_GEN_COUNT_25" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_RATE_GEN_COUNT_26" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_RATE_GEN_SYNC" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_RATE_GEN_DV_REG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_ADDR_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_NEXT_WR_ADDR_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_NEXT_WR_ADDR_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_ENABLE" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_MIFG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_ER_WREN_REG" BEL 
"divide2_reg1_out" BEL "gmii_rxd_reg_7" BEL "gmii_rxd_reg_0" BEL 
"gmii_rxd_reg_1" BEL "gmii_rxd_reg_2" BEL "gmii_rxd_reg_3" BEL "gmii_rxd_reg_4" 
BEL "gmii_rxd_reg_5" BEL "gmii_rxd_reg_6" BEL 
"U_ila_pro_1/ila_pro_1/i_tq0/g_tw/0/u_tq" BEL 
"U_ila_pro_1/ila_pro_1/i_tq0/g_tw/1/u_tq" BEL 
"U_ila_pro_1/ila_pro_1/i_tq0/g_tw/2/u_tq" BEL 
"U_ila_pro_1/ila_pro_1/i_tq0/g_tw/3/u_tq" BEL 
"U_ila_pro_1/ila_pro_1/i_tq0/g_tw/4/u_tq" BEL 
"U_ila_pro_1/ila_pro_1/i_tq0/g_tw/5/u_tq" BEL 
"U_ila_pro_1/ila_pro_1/i_tq0/g_tw/6/u_tq" BEL 
"U_ila_pro_1/ila_pro_1/i_tq0/g_tw/7/u_tq" BEL 
"U_ila_pro_1/ila_pro_1/i_tq0/g_tw/8/u_tq" BEL 
"U_ila_pro_1/ila_pro_1/i_tq0/g_tw/9/u_tq" BEL 
"U_ila_pro_1/ila_pro_1/i_tq0/g_tw/10/u_tq" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/0/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/1/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/2/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/3/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/4/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/5/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/6/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/7/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/8/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/9/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/10/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL "U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_por" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout0" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout1" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_halt_xfer/u_rfdre" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_halt_xfer/u_gen_delay/1/u_fd" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_halt_xfer/u_gen_delay/2/u_fd" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout0" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout1" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_arm_xfer/u_rfdre" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/1/u_fd" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/2/u_fd" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/3/u_fd" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/4/u_fd" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/g_rst/0/u_rst" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/g_rst/1/u_rst" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/g_rst/2/u_rst" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/g_rst/3/u_rst" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/g_rst/4/u_rst" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/g_rst/5/u_rst" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/g_rst/6/u_rst" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/g_rst/7/u_rst" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_twmod4_ne0/i_yes_rpm/i_oreg/u_oreg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/0/u_ireg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/1/u_ireg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/2/u_ireg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/3/u_ireg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/4/u_ireg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/5/u_ireg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/6/u_ireg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/7/u_ireg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/8/u_ireg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/9/u_ireg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/10/u_ireg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/0/u_treg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/1/u_treg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/2/u_treg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/3/u_treg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/4/u_treg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/5/u_treg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/6/u_treg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/7/u_treg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/8/u_treg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/9/u_treg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/10/u_treg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_oreg/i_yes_oreg/u_oreg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/i_mc_no/u_no_mc_reg"
 BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_neq2/u_tc_equation/i_srlt_ne_1/i_nmu_1_to_4/u_tcl/i_outreg/u_dout"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_neq2/u_tc_equation/i_srlt_ne_1/i_nmu_1_to_4/u_trigq"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_storage_qual/u_storage_qual/i_srlt_ne_1/i_nmu_1_to_4/u_tcl/i_outreg/u_dout"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_storage_qual/u_storage_qual/i_srlt_ne_1/i_nmu_1_to_4/u_trigq"
BEL "U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_storage_qual/u_cap_dly" 
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/1/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/2/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/3/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/4/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/5/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/6/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/7/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/8/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/9/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/10/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/11/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/12/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/13/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/14/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/15/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/final_fdr"
BEL "U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/f_no_tcmc/u_fdr" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_dsl1/u_dout0" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_dsl1/u_dout1" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_dsl1/u_dout" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_dsl1/u_rfdre" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_dsl1/u_gen_delay/1/u_fd" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_dsl2" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_dsl3" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_cr" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/g_ns/11/u_nsq" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/g_ns/10/u_nsq" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/g_ns/9/u_nsq" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/g_ns/8/u_nsq" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/g_ns/7/u_nsq" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/g_ns/6/u_nsq" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/g_ns/5/u_nsq" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/g_ns/4/u_nsq" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/g_ns/3/u_nsq" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/g_ns/2/u_nsq" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/g_ns/1/u_nsq" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/g_ns/0/u_nsq" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_state1" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_state0" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_arm" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_trigger" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_full" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_tsof" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_ecr" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_ece" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_rising" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/0/u_icap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/0/u_cap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/1/u_icap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/1/u_cap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/2/u_icap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/2/u_cap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/3/u_icap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/3/u_cap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/4/u_icap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/4/u_cap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/5/u_icap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/5/u_cap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/6/u_icap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/6/u_cap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/7/u_icap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/7/u_cap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/8/u_icap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/8/u_cap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/9/u_icap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/9/u_cap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/10/u_icap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/10/u_cap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/11/u_icap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/11/u_cap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/11/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/10/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/9/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/8/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/7/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/6/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/5/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/4/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/3/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/2/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/1/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/0/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/11/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/10/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/9/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/8/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/7/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/6/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/5/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/4/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/3/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/2/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/1/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/0/u_fdre"
BEL "U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_wcnt_hcmp_q" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_wcnt_lcmp_q" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_scnt_cmp_q" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_yes_oreg/out_reg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_yes_oreg/out_reg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/pd_rpm/i_srl_t2/i_yes_rpm/i_yes_oreg/out_reg"
BEL "U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_intcap_f/u_capwe0" 
BEL "U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_intcap_f/u_capwe1" 
BEL "U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_trig0" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_trig1" PIN 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/2/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1787.B_pins<53>"
PIN 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/1/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1791.B_pins<53>"
PIN 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/0/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1795.B_pins<53>"
;
PIN 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_Mram_mem_inst_ramb_0.B_pins<53>" 
= NET "rx_clk_int" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_Mram_mem_inst_ramb_0.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram5_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram5_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram4_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram4_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram3_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram3_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram0_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram0_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram1_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram1_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram2_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram2_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram63_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram63_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram62_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram62_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram61_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram61_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram60_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram60_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram59_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram59_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram58_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram58_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram57_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram57_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram56_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram56_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram55_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram55_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram54_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram54_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram53_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram53_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram52_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram52_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram51_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram51_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram50_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram50_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram49_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram49_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram48_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram48_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram47_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram47_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram46_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram46_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram45_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram45_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram44_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram44_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram43_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram43_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram42_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram42_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram41_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram41_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram40_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram40_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram39_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram39_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram38_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram38_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram37_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram37_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram36_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram36_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram35_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram35_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram34_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram34_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram33_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram33_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram32_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram32_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram31_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram31_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram30_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram30_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram29_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram29_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram28_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram28_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram27_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram27_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram26_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram26_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram25_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram25_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram24_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram24_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram23_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram23_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram22_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram22_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram21_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram21_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram20_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram20_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram19_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram19_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram18_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram18_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram17_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram17_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram16_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram16_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram15_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram15_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram14_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram14_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram13_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram13_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram12_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram12_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram11_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram11_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram10_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram10_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram9_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram9_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram8_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram8_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram7_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram7_by9.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram6_by9.A_pins<53>" = NET 
"camclk" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram6_by9.A" ;
PIN "camera_incoming_fifoshift/B8.A_pins<53>" = NET "rx_clk_int" BEL 
"camera_incoming_fifoshift/B8.A" ;
PIN "camera_incoming_fifoshift/B8.B_pins<53>" = NET "camclk" BEL 
"camera_incoming_fifoshift/B8.B" ;
PIN 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/2/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1007.B_pins<53>"
= NET "rx_clk_int" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/2/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1007.B"
;
PIN 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/1/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1011.B_pins<53>"
= NET "rx_clk_int" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/1/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1011.B"
;
PIN 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/0/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1015.B_pins<53>"
= NET "rx_clk_int" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/0/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1015.B"
;
PIN 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/4/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2583.B_pins<53>"
= NET "camclk" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/4/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2583.B"
;
PIN 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/3/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2587.B_pins<53>"
= NET "camclk" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/3/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2587.B"
;
PIN 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/2/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2591.B_pins<53>"
= NET "camclk" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/2/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2591.B"
;
PIN 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/1/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2595.B_pins<53>"
= NET "camclk" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/1/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2595.B"
;
PIN 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/0/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2599.B_pins<53>"
= NET "camclk" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/0/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2599.B"
;
TIMEGRP "D_CLK" = BEL "gmii_rx_er_reg" BEL "gmii_rx_dv_reg" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_NEXT_WR_ADDR_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG4_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_GMII_MII_RX_RESET_I_R2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_ADDR_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_RX_RESET_I_R2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_NEXT_RD_ADDR_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_D_WR_REG_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_RAG_WRITESYNC_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_RX_RESET_I_R3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_RX_RESET_I_RESET_OUT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_RX_RESET_I_R1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_GMII_MII_RX_RESET_I_R3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_GMII_MII_RX_RESET_I_RESET_OUT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_IFG_CNTR_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_GMII_MII_RX_RESET_I_R1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_RAG_WRITESYNC_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_ADDRGRAY_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_ADDRGRAY_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_ADDRGRAY_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WAG_READSYNC_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_RAG_WRITESYNC_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_COUNT_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG4_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_RD_ADDRGRAY_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG1_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_RD_ADDRGRAY_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RX_DV_REG2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_RD_ADDRGRAY_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_SFD_ENABLE" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_NO_ERROR_REG1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_SFD_COMB_REG1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_ALIGNMENT_ERR_REG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_MUXSEL" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RX_ER_REG3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG2_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG3_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG4_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_RX_GEN_RXD_REG4_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_INT_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_INT_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_INT_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_VALID_INT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_INT_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_INT_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_INT_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_INT_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_INT_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_COUNT_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_COUNT_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_COUNT_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_COUNT_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_COUNT_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_IFG_CNTR_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_D_WR_REG_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_D_WR_REG_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_D_WR_REG_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_IFG_CNTR_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_NEXT_RD_ADDR_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WAG_READSYNC_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_IFG_CNTR_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_IFG_CNTR_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_IFG_CNTR_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_IFG_CNTR_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_IFG_CNTR_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_D_WR_REG_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_D_WR_REG_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_D_WR_REG_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_D_WR_REG_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WAG_READSYNC_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_NEXT_RD_ADDR_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DATA_VALID" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_RD_ADDR_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_RD_ADDR_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG7_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG6_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG1_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_ERR_REG7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_ERR_REG6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_ERR_REG1" PIN 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_Mram_mem_inst_ramb_0.A_pins<53>" 
PIN 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_Mram_mem_inst_ramb_0.B_pins<53>" 
BEL "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_DV_REG7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_DV_REG6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_DV_REG2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_DV_REG1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_ERR_WR" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_EN_WR_REG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_DV_WR" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_WR_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_SPEED_IS_10_100_HELD" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_ER_WR_REG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_EXTENSION_FLAG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_SFD_FLAG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_D_WR_REG_8" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DATA_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG8_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DELAY_RXD7/SRL16E" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DELAY_RXD6/SRL16E" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DELAY_RXD5/SRL16E" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DELAY_RXD4/SRL16E" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DELAY_RXD3/SRL16E" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DELAY_RXD2/SRL16E" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DELAY_RXD1/SRL16E" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DELAY_RXD0/SRL16E" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DELAY_RX_DV/SRL16E" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DELAY_RX_ERR/SRL16E" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_EN_WREN_REG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERROR" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_REG1_OUT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_REG2_OUT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_REG3_OUT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_REG4_OUT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_REG5_OUT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CLK_DIV10_REG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CRC100_EN" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_ENABLE_REG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DATA_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DATA_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DATA_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DATA_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DATA_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DATA_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DATA_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG8_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG8_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG8_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG8_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG8_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG8_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG8_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG7_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG7_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG7_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG7_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG7_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG7_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG7_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG6_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG6_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG6_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG6_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG6_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG6_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG6_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG1_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG1_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG1_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG1_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG1_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG1_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG1_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_WR_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_WR_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_WR_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_WR_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_WR_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_WR_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_WR_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_RATE_GEN_COUNT_24" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_RATE_GEN_COUNT_27" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_RATE_GEN_COUNT_28" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_RATE_GEN_COUNT_22" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_RATE_GEN_COUNT_23" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_RATE_GEN_COUNT_25" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_RATE_GEN_COUNT_26" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_RATE_GEN_SYNC" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_RATE_GEN_DV_REG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_11" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_8" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_26" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_27" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_24" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_25" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_22" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_23" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_20" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_21" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_9" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_18" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_19" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_16" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_17" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_14" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_15" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_12" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_13" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_10" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_28" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_29" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_30" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_31" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_END_DATA" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_PREAMBLE" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_END_FRAME" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_10" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_9" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_8" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_9" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_8" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ONE" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_VALID" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERROR" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERROR" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERROR" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERROR" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC1_X36_1I237" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_FF1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC2_X36_1I237" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_FF2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC3_X36_1I237" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_FF3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC4_X36_1I237" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_FF4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_FF5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_X36_1I36" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_FF6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC4_X36_1I35" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC4_X36_1I36" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC4_X36_1I263" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC4_X36_1I276" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC4_X36_1I289" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC4_X36_1I224" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC4_X36_1I250" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC3_X36_1I35" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC3_X36_1I36" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC3_X36_1I263" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC3_X36_1I276" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC3_X36_1I289" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC3_X36_1I224" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC3_X36_1I250" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC2_X36_1I35" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC2_X36_1I36" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC2_X36_1I263" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC2_X36_1I276" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC2_X36_1I289" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC2_X36_1I224" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC2_X36_1I250" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC1_X36_1I35" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC1_X36_1I36" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC1_X36_1I263" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC1_X36_1I276" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC1_X36_1I289" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC1_X36_1I224" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC1_X36_1I250" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC5_X36_1I36" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC5_X36_1I35" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_RD_ENABLE" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_ADDR_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_NEXT_WR_ADDR_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_NEXT_WR_ADDR_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WR_ENABLE" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_MIFG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_ER_WREN_REG" BEL 
"divide2_reg1_out" BEL "gmii_rxd_reg_7" BEL "gmii_rxd_reg_0" BEL 
"gmii_rxd_reg_1" BEL "gmii_rxd_reg_2" BEL "gmii_rxd_reg_3" BEL "gmii_rxd_reg_4" 
BEL "gmii_rxd_reg_5" BEL "gmii_rxd_reg_6" BEL "camera_srxreset_r2r" BEL 
"camera_sreset40_r2r" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_3" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_4" 
BEL "camera_myfifo/BU2/U0_inblk_wr_rst_fb" BEL 
"camera_myfifo/BU2/U0_inblk_wr_rst_reg" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_5" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_7" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_7" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_6" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_16" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_8" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_10"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_12"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_13"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_14"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_9" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_11"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_16"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_15"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_0" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_1" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_2" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_3" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_4" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_5" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_6" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_8" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_10"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_12"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_13"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_14"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_9" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_11"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_16"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_15"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_0" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_1" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_2" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_0" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_1" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_2" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_3" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_4" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_5" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_6" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_7" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_8" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_9" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_10" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_11" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_12" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_13" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_14" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_15" 
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram5_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram4_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram3_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram0_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram1_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram2_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram63_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram62_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram61_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram60_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram59_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram58_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram57_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram56_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram55_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram54_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram53_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram52_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram51_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram50_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram49_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram48_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram47_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram46_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram45_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram44_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram43_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram42_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram41_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram40_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram39_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram38_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram37_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram36_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram35_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram34_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram33_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram32_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram31_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram30_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram29_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram28_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram27_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram26_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram25_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram24_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram23_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram22_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram21_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram20_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram19_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram18_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram17_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram16_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram15_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram14_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram13_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram12_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram11_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram10_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram9_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram8_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram7_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram6_by9.A_pins<53>" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_16" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_15" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_1" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_14" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_11" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_13" BEL 
"camera_myfifo/BU2/U0_flblk_thrmod_flogic_RAM_FULL_i" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_12" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_0" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_1" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_2" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_3" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_4" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_5" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_6" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_7" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_8" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_9" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_10" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_16" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_16" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_14" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_15" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_12" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_13" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_10" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_11" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_8" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_9" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_6" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_7" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_4" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_5" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_2" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_3" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_0" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_1" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_14" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_15" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_12" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_13" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_10" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_11" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_8" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_9" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_6" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_7" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_4" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_5" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_2" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_3" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_0" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_16" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_14" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_15" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_12" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_13" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_10" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_11" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_8" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_9" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_6" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_7" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_4" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_5" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_2" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_3" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_0" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_1" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_1_1" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_2_1" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_3_1" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_4_1" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_5_1" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_6_1" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_7_1" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_0_1" BEL 
"camera_srxreset_prer2" BEL "camera_incoming_countSerial_count_reg_q_2" BEL 
"camera_makepackets_controlcounter_count_reg_q_7" BEL "camera_sreset40_prer2" 
BEL "camera_makepackets_controlcounter_count_reg_q_5" BEL 
"camera_fakecamera_serialCount_q_0" BEL "camera_fakecamera_serialCount_q_5" BEL 
"camera_fakecamera_serialCount_q_1" BEL "camera_fakecamera_serialCount_q_7" BEL 
"camera_fakecamera_serialCount_q_3" BEL "camera_fakecamera_ffxstart1_q_0" BEL 
"camera_fakecamera_ffxstart2_q_5" BEL "camera_fakecamera_ffxend1_q_0" BEL 
"camera_fakecamera_ffxend2_q_5" BEL "camera_fakecamera_ffystart1_q_1" BEL 
"camera_fakecamera_ffystart2_q_5" BEL "camera_fakecamera_ffyend1_q_1" BEL 
"camera_fakecamera_ffyend2_q_5" BEL "camera_fakecamera_serialCount_q_6" BEL 
"camera_fakecamera_ffgodff_q_0" BEL "camera_fakecamera_ffstopdff_q_0" BEL 
"camera_fakecamera_href_reg" BEL "camera_fakecamera_ffstart_q_0" BEL 
"camera_makepackets_controlcounter_count_reg_q_3" BEL 
"camera_makepackets_controlcounter_count_reg_q_4" BEL 
"camera_fakecamera_serialCount_q_2" BEL "camera_fakecamera_serialCount_q_4" BEL 
"camera_fakecamera_href_state_FFd1" BEL "camera_fakecamera_href_state_FFd3" BEL 
"camera_fakecamera_href_state_FFd2" BEL "camera_fakecamera_ffxend1_q_1" BEL 
"camera_fakecamera_ffxend1_q_2" BEL "camera_fakecamera_ffxstart1_q_1" BEL 
"camera_fakecamera_ffxstart1_q_2" BEL "camera_fakecamera_ffyend2_q_6" BEL 
"camera_fakecamera_ffyend2_q_7" BEL "camera_fakecamera_ffyend2_q_0" BEL 
"camera_fakecamera_ffyend2_q_1" BEL "camera_fakecamera_ffyend2_q_2" BEL 
"camera_fakecamera_ffyend2_q_3" BEL "camera_fakecamera_ffyend2_q_4" BEL 
"camera_fakecamera_ffystart2_q_6" BEL "camera_fakecamera_ffystart2_q_7" BEL 
"camera_fakecamera_ffystart2_q_0" BEL "camera_fakecamera_ffystart2_q_1" BEL 
"camera_fakecamera_ffystart2_q_2" BEL "camera_fakecamera_ffystart2_q_3" BEL 
"camera_fakecamera_ffystart2_q_4" BEL "camera_fakecamera_ffxend2_q_6" BEL 
"camera_fakecamera_ffxend2_q_7" BEL "camera_fakecamera_ffxend2_q_0" BEL 
"camera_fakecamera_ffxend2_q_1" BEL "camera_fakecamera_ffxend2_q_2" BEL 
"camera_fakecamera_ffxend2_q_3" BEL "camera_fakecamera_ffxend2_q_4" BEL 
"camera_fakecamera_ffxstart2_q_6" BEL "camera_fakecamera_ffxstart2_q_7" BEL 
"camera_fakecamera_ffxstart2_q_0" BEL "camera_fakecamera_ffxstart2_q_1" BEL 
"camera_fakecamera_ffxstart2_q_2" BEL "camera_fakecamera_ffxstart2_q_3" BEL 
"camera_fakecamera_ffxstart2_q_4" BEL "camera_fakecamera_ffyend1_q_0" BEL 
"camera_fakecamera_ffystart1_q_0" BEL "camera_fakecamera_ffstop_q_0" BEL 
"camera_fakecamera_ovtimer_pix_counter_10" BEL 
"camera_fakecamera_ovtimer_line_counter_4" BEL 
"camera_fakecamera_ovtimer_pix_counter_8" BEL 
"camera_fakecamera_ovtimer_line_counter_2" BEL 
"camera_fakecamera_ovtimer_vs_state" BEL "camera_fakecamera_ovtimer_vsync" BEL 
"camera_fakecamera_ovtimer_pix_counter_11" BEL 
"camera_fakecamera_ovtimer_line_counter_9" BEL 
"camera_fakecamera_ovtimer_line_counter_3" BEL 
"camera_fakecamera_ovtimer_line_counter_1" BEL 
"camera_fakecamera_ovtimer_line_counter_0" BEL 
"camera_fakecamera_ovtimer_pix_counter_9" BEL 
"camera_fakecamera_ovtimer_line_counter_7" BEL 
"camera_fakecamera_ovtimer_line_counter_8" BEL 
"camera_fakecamera_ovtimer_line_counter_6" BEL 
"camera_fakecamera_ovtimer_line_counter_5" BEL 
"camera_fakecamera_ovtimer_pix_counter_0" BEL 
"camera_fakecamera_ovtimer_pix_counter_1" BEL 
"camera_fakecamera_ovtimer_pix_counter_2" BEL 
"camera_fakecamera_ovtimer_pix_counter_3" BEL 
"camera_fakecamera_ovtimer_pix_counter_4" BEL 
"camera_fakecamera_ovtimer_pix_counter_5" BEL 
"camera_fakecamera_ovtimer_pix_counter_6" BEL 
"camera_fakecamera_ovtimer_pix_counter_7" BEL 
"camera_incoming_countSerial_count_reg_q_0" PIN 
"camera_incoming_fifoshift/B8.A_pins<53>" PIN 
"camera_incoming_fifoshift/B8.B_pins<53>" BEL "camera_incoming_fifoshift/BU34" 
BEL "camera_incoming_fifoshift/BU40" BEL "camera_incoming_fifoshift/BU46" BEL 
"camera_incoming_fifoshift/BU52" BEL "camera_incoming_fifoshift/BU58" BEL 
"camera_incoming_fifoshift/BU64" BEL "camera_incoming_fifoshift/BU70" BEL 
"camera_incoming_fifoshift/BU75" BEL "camera_incoming_fifoshift/BU84" BEL 
"camera_incoming_fifoshift/BU91" BEL "camera_incoming_fifoshift/BU98" BEL 
"camera_incoming_fifoshift/BU105" BEL "camera_incoming_fifoshift/BU112" BEL 
"camera_incoming_fifoshift/BU119" BEL "camera_incoming_fifoshift/BU126" BEL 
"camera_incoming_fifoshift/BU133" BEL "camera_incoming_fifoshift/BU139" BEL 
"camera_incoming_fifoshift/BU140" BEL "camera_incoming_fifoshift/BU141" BEL 
"camera_incoming_fifoshift/BU144" BEL "camera_incoming_fifoshift/BU145" BEL 
"camera_incoming_fifoshift/BU146" BEL "camera_incoming_fifoshift/BU147" BEL 
"camera_incoming_fifoshift/BU151" BEL "camera_incoming_fifoshift/BU154" BEL 
"camera_incoming_fifoshift/BU155" BEL "camera_incoming_fifoshift/BU156" BEL 
"camera_incoming_fifoshift/BU159" BEL "camera_incoming_fifoshift/BU160" BEL 
"camera_incoming_fifoshift/BU161" BEL "camera_incoming_fifoshift/BU164" BEL 
"camera_incoming_fifoshift/BU165" BEL "camera_incoming_fifoshift/BU166" BEL 
"camera_incoming_fifoshift/BU169" BEL "camera_incoming_fifoshift/BU170" BEL 
"camera_incoming_fifoshift/BU171" BEL "camera_incoming_fifoshift/BU174" BEL 
"camera_incoming_fifoshift/BU175" BEL "camera_incoming_fifoshift/BU178" BEL 
"camera_incoming_fifoshift/BU179" BEL "camera_incoming_fifoshift/BU185" BEL 
"camera_incoming_fifoshift/BU211" BEL "camera_incoming_fifoshift/BU217" BEL 
"camera_incoming_fifoshift/BU223" BEL "camera_incoming_fifoshift/BU229" BEL 
"camera_incoming_fifoshift/BU235" BEL "camera_incoming_fifoshift/BU241" BEL 
"camera_incoming_fifoshift/BU247" BEL "camera_incoming_fifoshift/BU252" BEL 
"camera_incoming_fifoshift/BU261" BEL "camera_incoming_fifoshift/BU268" BEL 
"camera_incoming_fifoshift/BU275" BEL "camera_incoming_fifoshift/BU282" BEL 
"camera_incoming_fifoshift/BU289" BEL "camera_incoming_fifoshift/BU296" BEL 
"camera_incoming_fifoshift/BU303" BEL "camera_incoming_fifoshift/BU310" BEL 
"camera_incoming_fifoshift/BU315" BEL "camera_incoming_fifoshift/BU317" BEL 
"camera_incoming_fifoshift/BU319" BEL "camera_incoming_fifoshift/BU321" BEL 
"camera_incoming_fifoshift/BU323" BEL "camera_incoming_fifoshift/BU325" BEL 
"camera_incoming_fifoshift/BU327" BEL "camera_incoming_fifoshift/BU329" BEL 
"camera_incoming_fifoshift/BU334" BEL "camera_incoming_fifoshift/BU335" BEL 
"camera_incoming_fifoshift/BU336" BEL "camera_incoming_fifoshift/BU339" BEL 
"camera_incoming_fifoshift/BU340" BEL "camera_incoming_fifoshift/BU341" BEL 
"camera_incoming_fifoshift/BU342" BEL "camera_incoming_fifoshift/BU346" BEL 
"camera_incoming_fifoshift/BU349" BEL "camera_incoming_fifoshift/BU350" BEL 
"camera_incoming_fifoshift/BU351" BEL "camera_incoming_fifoshift/BU354" BEL 
"camera_incoming_fifoshift/BU355" BEL "camera_incoming_fifoshift/BU356" BEL 
"camera_incoming_fifoshift/BU359" BEL "camera_incoming_fifoshift/BU360" BEL 
"camera_incoming_fifoshift/BU361" BEL "camera_incoming_fifoshift/BU364" BEL 
"camera_incoming_fifoshift/BU365" BEL "camera_incoming_fifoshift/BU366" BEL 
"camera_incoming_fifoshift/BU369" BEL "camera_incoming_fifoshift/BU370" BEL 
"camera_incoming_fifoshift/BU373" BEL "camera_incoming_fifoshift/BU374" BEL 
"camera_incoming_fifoshift/BU380" BEL "camera_incoming_detectvalidedge_q_0" BEL 
"camera_incoming_countSerial_count_reg_q_1" BEL "camera_makepackets_camclk20reg"
 BEL "camera_incoming_syncpackcount_flopOne_q_0" BEL 
"camera_incoming_syncpackcount_flopTwo_q_0" BEL 
"camera_incoming_count_count_reg_q_0" BEL "camera_incoming_count_count_reg_q_4" 
BEL "camera_incoming_count_count_reg_q_2" BEL 
"camera_incoming_count_count_reg_q_1" BEL "camera_incoming_count_count_reg_q_3" 
BEL "camera_incoming_count_count_reg_q_5" BEL 
"camera_incoming_countSerial_count_reg_q_3" BEL 
"camera_incoming_countSerial_count_reg_q_4" BEL 
"camera_makepackets_controlcounter_count_reg_q_0" BEL 
"camera_makepackets_controlcounter_count_reg_q_1" BEL 
"camera_makepackets_stoppulse_dff1_q_0" BEL "camera_makepackets_ffone_q_1" BEL 
"camera_makepackets_vsyncpulse_dff1_q_0" BEL 
"camera_makepackets_dummycounter_count_reg_q_1" BEL 
"camera_makepackets_controlcounter_count_reg_q_2" BEL 
"camera_makepackets_ffone_q_2" BEL "camera_makepackets_ffone_q_0" BEL 
"camera_makepackets_dummycounter_count_reg_q_0" BEL 
"camera_makepackets_addresscounter_count_reg_q_3" BEL 
"camera_makepackets_addresscounter_count_reg_q_4" BEL 
"camera_makepackets_addresscounter_count_reg_q_2" BEL 
"camera_makepackets_addresscounter_count_reg_q_0" BEL 
"camera_makepackets_addresscounter_count_reg_q_1" BEL 
"camera_makepackets_controlcounter_count_reg_q_6" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/0/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/1/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/2/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/3/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/4/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/5/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/6/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/7/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/8/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/9/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/10/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/0/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/1/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/2/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/3/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/4/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/5/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/6/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/7/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/8/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/9/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/10/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL "U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_por" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout0" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout1" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_rfdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_gen_delay/1/u_fd" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_gen_delay/2/u_fd" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout0" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout1" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_rfdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/1/u_fd" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/2/u_fd" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/3/u_fd" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/4/u_fd" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/g_rst/0/u_rst" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/g_rst/1/u_rst" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/g_rst/2/u_rst" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/g_rst/3/u_rst" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/g_rst/4/u_rst" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/g_rst/5/u_rst" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/g_rst/6/u_rst" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/g_rst/7/u_rst" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_twmod4_ne0/i_yes_rpm/i_oreg/u_oreg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/0/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/1/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/2/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/3/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/4/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/5/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/6/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/7/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/8/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/9/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/10/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/0/u_treg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/1/u_treg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/2/u_treg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/3/u_treg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/4/u_treg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/5/u_treg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/6/u_treg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/7/u_treg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/8/u_treg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/9/u_treg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/10/u_treg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_oreg/i_yes_oreg/u_oreg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/i_mc_no/u_no_mc_reg"
 BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_neq2/u_tc_equation/i_srlt_ne_1/i_nmu_1_to_4/u_tcl/i_outreg/u_dout"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_neq2/u_tc_equation/i_srlt_ne_1/i_nmu_1_to_4/u_trigq"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_storage_qual/u_storage_qual/i_srlt_ne_1/i_nmu_1_to_4/u_tcl/i_outreg/u_dout"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_storage_qual/u_storage_qual/i_srlt_ne_1/i_nmu_1_to_4/u_trigq"
BEL "U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_storage_qual/u_cap_dly" 
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/1/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/2/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/3/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/4/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/5/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/6/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/7/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/8/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/9/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/10/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/11/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/12/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/13/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/14/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/15/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/final_fdr"
BEL "U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/f_no_tcmc/u_fdr" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_dsl1/u_dout0" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_dsl1/u_dout1" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_dsl1/u_dout" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_dsl1/u_rfdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_dsl1/u_gen_delay/1/u_fd" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_dsl2" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_dsl3" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_cr" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/11/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/10/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/9/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/8/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/7/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/6/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/5/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/4/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/3/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/2/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/1/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/0/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_state1" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_state0" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_arm" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_trigger" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_full" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_tsof" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_ecr" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_ece" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_rising" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/0/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/0/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/1/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/1/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/2/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/2/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/3/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/3/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/4/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/4/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/5/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/5/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/6/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/6/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/7/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/7/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/8/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/8/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/9/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/9/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/10/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/10/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/11/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/11/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/11/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/10/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/9/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/8/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/7/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/6/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/5/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/4/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/3/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/2/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/1/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/0/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/11/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/10/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/9/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/8/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/7/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/6/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/5/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/4/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/3/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/2/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/1/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/0/u_fdre"
BEL "U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_wcnt_hcmp_q" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_wcnt_lcmp_q" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_scnt_cmp_q" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_yes_oreg/out_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_yes_oreg/out_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/pd_rpm/i_srl_t2/i_yes_rpm/i_yes_oreg/out_reg"
BEL "U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_intcap_f/u_capwe0" 
BEL "U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_intcap_f/u_capwe1" 
BEL "U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_trig0" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_trig1" PIN 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/2/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1007.B_pins<53>"
PIN 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/1/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1011.B_pins<53>"
PIN 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/0/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1015.B_pins<53>"
BEL "U_ila_pro_1/ila_pro_1/i_tq0/g_tw/0/u_tq" BEL 
"U_ila_pro_1/ila_pro_1/i_tq0/g_tw/1/u_tq" BEL 
"U_ila_pro_1/ila_pro_1/i_tq0/g_tw/2/u_tq" BEL 
"U_ila_pro_1/ila_pro_1/i_tq0/g_tw/3/u_tq" BEL 
"U_ila_pro_1/ila_pro_1/i_tq0/g_tw/4/u_tq" BEL 
"U_ila_pro_1/ila_pro_1/i_tq0/g_tw/5/u_tq" BEL 
"U_ila_pro_1/ila_pro_1/i_tq0/g_tw/6/u_tq" BEL 
"U_ila_pro_1/ila_pro_1/i_tq0/g_tw/7/u_tq" BEL 
"U_ila_pro_1/ila_pro_1/i_tq0/g_tw/8/u_tq" BEL 
"U_ila_pro_1/ila_pro_1/i_tq0/g_tw/9/u_tq" BEL 
"U_ila_pro_1/ila_pro_1/i_tq0/g_tw/10/u_tq" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/0/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/1/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/2/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/3/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/4/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/5/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/6/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/7/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/8/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/9/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/10/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL "U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_por" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout0" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout1" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_halt_xfer/u_rfdre" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_halt_xfer/u_gen_delay/1/u_fd" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_halt_xfer/u_gen_delay/2/u_fd" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout0" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout1" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_arm_xfer/u_rfdre" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/1/u_fd" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/2/u_fd" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/3/u_fd" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/4/u_fd" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/g_rst/0/u_rst" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/g_rst/1/u_rst" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/g_rst/2/u_rst" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/g_rst/3/u_rst" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/g_rst/4/u_rst" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/g_rst/5/u_rst" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/g_rst/6/u_rst" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/g_rst/7/u_rst" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_twmod4_ne0/i_yes_rpm/i_oreg/u_oreg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/0/u_ireg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/1/u_ireg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/2/u_ireg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/3/u_ireg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/4/u_ireg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/5/u_ireg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/6/u_ireg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/7/u_ireg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/8/u_ireg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/9/u_ireg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/10/u_ireg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/0/u_treg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/1/u_treg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/2/u_treg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/3/u_treg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/4/u_treg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/5/u_treg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/6/u_treg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/7/u_treg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/8/u_treg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/9/u_treg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/10/u_treg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_oreg/i_yes_oreg/u_oreg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/i_mc_no/u_no_mc_reg"
 BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_neq2/u_tc_equation/i_srlt_ne_1/i_nmu_1_to_4/u_tcl/i_outreg/u_dout"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_neq2/u_tc_equation/i_srlt_ne_1/i_nmu_1_to_4/u_trigq"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_storage_qual/u_storage_qual/i_srlt_ne_1/i_nmu_1_to_4/u_tcl/i_outreg/u_dout"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_storage_qual/u_storage_qual/i_srlt_ne_1/i_nmu_1_to_4/u_trigq"
BEL "U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_storage_qual/u_cap_dly" 
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/1/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/2/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/3/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/4/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/5/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/6/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/7/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/8/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/9/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/10/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/11/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/12/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/13/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/14/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/15/u_srl/u_fdr0"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/final_fdr"
BEL "U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/f_no_tcmc/u_fdr" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_dsl1/u_dout0" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_dsl1/u_dout1" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_dsl1/u_dout" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_dsl1/u_rfdre" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_dsl1/u_gen_delay/1/u_fd" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_dsl2" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_dsl3" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_cr" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/g_ns/11/u_nsq" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/g_ns/10/u_nsq" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/g_ns/9/u_nsq" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/g_ns/8/u_nsq" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/g_ns/7/u_nsq" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/g_ns/6/u_nsq" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/g_ns/5/u_nsq" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/g_ns/4/u_nsq" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/g_ns/3/u_nsq" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/g_ns/2/u_nsq" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/g_ns/1/u_nsq" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/g_ns/0/u_nsq" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_state1" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_state0" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_arm" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_trigger" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_full" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_tsof" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_ecr" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_ece" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_rising" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/0/u_icap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/0/u_cap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/1/u_icap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/1/u_cap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/2/u_icap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/2/u_cap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/3/u_icap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/3/u_cap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/4/u_icap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/4/u_cap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/5/u_icap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/5/u_cap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/6/u_icap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/6/u_cap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/7/u_icap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/7/u_cap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/8/u_icap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/8/u_cap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/9/u_icap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/9/u_cap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/10/u_icap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/10/u_cap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/11/u_icap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/11/u_cap_addr"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/11/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/10/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/9/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/8/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/7/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/6/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/5/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/4/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/3/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/2/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/1/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/0/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/11/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/10/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/9/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/8/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/7/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/6/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/5/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/4/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/3/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/2/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/1/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/0/u_fdre"
BEL "U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_wcnt_hcmp_q" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_wcnt_lcmp_q" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_scnt_cmp_q" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_yes_oreg/out_reg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_yes_oreg/out_reg"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/pd_rpm/i_srl_t2/i_yes_rpm/i_yes_oreg/out_reg"
BEL "U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_intcap_f/u_capwe0" 
BEL "U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_intcap_f/u_capwe1" 
BEL "U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_trig0" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_trig1" PIN 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/2/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1787.B_pins<53>"
PIN 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/1/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1791.B_pins<53>"
PIN 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/0/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1795.B_pins<53>"
BEL "U_ila_pro_2/ila_pro_2/i_tq0/g_tw/0/u_tq" BEL 
"U_ila_pro_2/ila_pro_2/i_tq0/g_tw/1/u_tq" BEL 
"U_ila_pro_2/ila_pro_2/i_tq0/g_tw/2/u_tq" BEL 
"U_ila_pro_2/ila_pro_2/i_tq0/g_tw/3/u_tq" BEL 
"U_ila_pro_2/ila_pro_2/i_tq0/g_tw/4/u_tq" BEL 
"U_ila_pro_2/ila_pro_2/i_tq0/g_tw/5/u_tq" BEL 
"U_ila_pro_2/ila_pro_2/i_tq0/g_tw/6/u_tq" BEL 
"U_ila_pro_2/ila_pro_2/i_tq0/g_tw/7/u_tq" BEL 
"U_ila_pro_2/ila_pro_2/i_tq0/g_tw/8/u_tq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/0/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/1/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/2/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/3/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/4/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/5/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/6/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/7/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/8/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL "U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_por" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout0" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout1" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_halt_xfer/u_rfdre" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_halt_xfer/u_gen_delay/1/u_fd" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_halt_xfer/u_gen_delay/2/u_fd" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout0" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout1" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_arm_xfer/u_rfdre" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/1/u_fd" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/2/u_fd" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/3/u_fd" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/4/u_fd" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/g_rst/0/u_rst" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/g_rst/1/u_rst" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/g_rst/2/u_rst" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/g_rst/3/u_rst" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/g_rst/4/u_rst" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/g_rst/5/u_rst" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/g_rst/6/u_rst" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/g_rst/7/u_rst" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_twmod4_ne0/i_yes_rpm/i_oreg/u_oreg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/0/u_ireg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/1/u_ireg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/2/u_ireg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/3/u_ireg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/4/u_ireg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/5/u_ireg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/6/u_ireg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/7/u_ireg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/8/u_ireg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/0/u_treg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/1/u_treg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/2/u_treg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/3/u_treg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/4/u_treg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/5/u_treg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/6/u_treg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/7/u_treg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/8/u_treg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_oreg/i_yes_oreg/u_oreg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/i_mc_no/u_no_mc_reg"
 BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_neq2/u_tc_equation/i_srlt_ne_1/i_nmu_1_to_4/u_tcl/i_outreg/u_dout"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_neq2/u_tc_equation/i_srlt_ne_1/i_nmu_1_to_4/u_trigq"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_storage_qual/u_storage_qual/i_srlt_ne_1/i_nmu_1_to_4/u_tcl/i_outreg/u_dout"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_storage_qual/u_storage_qual/i_srlt_ne_1/i_nmu_1_to_4/u_trigq"
BEL "U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_storage_qual/u_cap_dly" 
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/1/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/2/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/3/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/4/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/5/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/6/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/7/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/8/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/9/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/10/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/11/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/12/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/13/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/14/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/15/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/final_fdr"
BEL "U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/f_no_tcmc/u_fdr" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_dsl1/u_dout0" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_dsl1/u_dout1" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_dsl1/u_dout" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_dsl1/u_rfdre" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_dsl1/u_gen_delay/1/u_fd" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_dsl2" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_dsl3" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_cr" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/g_ns/12/u_nsq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/g_ns/11/u_nsq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/g_ns/10/u_nsq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/g_ns/9/u_nsq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/g_ns/8/u_nsq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/g_ns/7/u_nsq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/g_ns/6/u_nsq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/g_ns/5/u_nsq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/g_ns/4/u_nsq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/g_ns/3/u_nsq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/g_ns/2/u_nsq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/g_ns/1/u_nsq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/g_ns/0/u_nsq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_state1" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_state0" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_arm" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_trigger" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_full" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_tsof" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_ecr" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_ece" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_rising" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/0/u_icap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/0/u_cap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/1/u_icap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/1/u_cap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/2/u_icap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/2/u_cap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/3/u_icap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/3/u_cap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/4/u_icap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/4/u_cap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/5/u_icap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/5/u_cap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/6/u_icap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/6/u_cap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/7/u_icap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/7/u_cap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/8/u_icap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/8/u_cap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/9/u_icap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/9/u_cap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/10/u_icap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/10/u_cap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/11/u_icap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/11/u_cap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/12/u_icap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/12/u_cap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/12/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/11/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/10/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/9/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/8/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/7/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/6/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/5/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/4/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/3/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/2/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/1/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/0/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/12/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/11/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/10/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/9/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/8/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/7/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/6/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/5/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/4/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/3/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/2/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/1/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/0/u_fdre"
BEL "U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_wcnt_hcmp_q" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_wcnt_lcmp_q" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_scnt_cmp_q" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_yes_oreg/out_reg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_yes_oreg/out_reg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/pd_rpm/i_srl_t2/i_yes_rpm/i_yes_oreg/out_reg"
BEL "U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_intcap_f/u_capwe0" 
BEL "U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_intcap_f/u_capwe1" 
BEL "U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_trig0" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_trig1" PIN 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/4/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2583.B_pins<53>"
PIN 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/3/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2587.B_pins<53>"
PIN 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/2/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2591.B_pins<53>"
PIN 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/1/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2595.B_pins<53>"
PIN 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/0/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2599.B_pins<53>"
BEL "rx_clk" ;
PIN 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_Mram_mem_inst_ramb_0.B_pins<53>" 
= NET "tx_gmii_mii_clk_int" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_Mram_mem_inst_ramb_0.B" ;
PIN "gmii_tx_clk_ddr_iob/FF0_pins<0>" = NET "tx_gmii_mii_clk_int" BEL 
"gmii_tx_clk_ddr_iob/FF0" ;
PIN "gmii_tx_clk_ddr_iob/FF1_pins<0>" = NET "tx_gmii_mii_clk_int" BEL 
"gmii_tx_clk_ddr_iob/FF1" ;
TIMEGRP "clk_tx_gmii" = BEL "gmii_tx_en_reg" BEL "gmii_tx_er_reg" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_RESET_OUT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_GMII_MII_TX_RESET_I_R1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_JAM_NORMAL_COUNT_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_TX_ER_REG1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_TX_EN_REG2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_TX_ER_REG2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_EXTENSION_REG2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_TO_PHY" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_ER_TO_PHY" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_MUXSEL" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_GMII_TX_EN_REG1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_PREAMBLE_COUNT_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_11" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_10" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_9" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_8" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_JAM_DELAY_SHIFT_REG_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG2_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_JAM_EXTENSION_COUNT_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_TXD_REG1_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_GMII_MII_TX_GEN_GMII_TXD_TO_PHY_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_RD_ADDR_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_RD_ADDR_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_RATE_GEN_COUNT_24" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_RATE_GEN_COUNT_27" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_RATE_GEN_COUNT_28" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_RATE_GEN_COUNT_22" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_RATE_GEN_COUNT_23" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_RATE_GEN_COUNT_25" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_RATE_GEN_COUNT_26" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_RD_ENABLE" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WAG_READSYNC_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_NEXT_RD_ADDR_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WAG_READSYNC_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_RD_ADDRGRAY_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_RD_ADDRGRAY_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_RD_ADDRGRAY_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_NEXT_RD_ADDR_1" PIN 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_Mram_mem_inst_ramb_0.B_pins<53>" 
BEL "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WAG_READSYNC_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_NEXT_RD_ADDR_0" PIN 
"gmii_tx_clk_ddr_iob/FF0_pins<0>" PIN "gmii_tx_clk_ddr_iob/FF1_pins<0>" BEL 
"gmii_txd_reg_7" BEL "gmii_txd_reg_0" BEL "gmii_txd_reg_1" BEL "gmii_txd_reg_2" 
BEL "gmii_txd_reg_3" BEL "gmii_txd_reg_4" BEL "gmii_txd_reg_5" BEL 
"gmii_txd_reg_6" ;
PIN "gen40_clk_dcm_inst1_pins<20>" = NET "clk100_IBUF" BEL "gen40_clk_dcm_inst1"
 ;
TIMEGRP "clk100" = PIN "gen40_clk_dcm_inst1_pins<20>" ; 
TIMEGRP "clk_rx_core" = BEL "trimac_core/BU2/U0/TRIMAC_INST_SYNC_RX_RESET_I_R2" 
BEL "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_NEXT_RD_ADDR_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_RX_RESET_I_R3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_RX_RESET_I_RESET_OUT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_RX_RESET_I_R1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WAG_READSYNC_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_RD_ADDRGRAY_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_RD_ADDRGRAY_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_RD_ADDRGRAY_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_INT_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_INT_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_INT_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_VALID_INT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_INT_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_INT_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_INT_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_INT_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_INT_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_COUNT_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_COUNT_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_COUNT_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_COUNT_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_RX_DATA_COUNT_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_NEXT_RD_ADDR_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WAG_READSYNC_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_WAG_READSYNC_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_NEXT_RD_ADDR_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DATA_VALID" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_RD_ADDR_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_RD_ADDR_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG7_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG6_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG1_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_ERR_REG7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_ERR_REG6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_ERR_REG1" PIN 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_Mram_mem_inst_ramb_0.B_pins<53>" 
BEL "trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_DV_REG7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_DV_REG6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_DV_REG2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_DV_REG1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_SPEED_IS_10_100_HELD" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_EXTENSION_FLAG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_SFD_FLAG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DATA_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG8_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DELAY_RXD7/SRL16E" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DELAY_RXD6/SRL16E" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DELAY_RXD5/SRL16E" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DELAY_RXD4/SRL16E" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DELAY_RXD3/SRL16E" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DELAY_RXD2/SRL16E" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DELAY_RXD1/SRL16E" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DELAY_RXD0/SRL16E" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DELAY_RX_DV/SRL16E" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DELAY_RX_ERR/SRL16E" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_LEN_FIELD" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_SLOT_LENGTH_ERROR" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_REG1_OUT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_REG2_OUT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_REG3_OUT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_REG4_OUT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_REG5_OUT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CLK_DIV10_REG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CRC100_EN" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_STATISTICS_VECTOR_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_ENABLE_REG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_HALF_DUPLEX_HELD" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DATA_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DATA_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DATA_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DATA_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DATA_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DATA_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_DATA_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG8_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG8_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG8_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG8_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG8_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG8_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG8_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG7_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG7_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG7_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG7_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG7_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG7_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG7_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG6_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG6_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG6_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG6_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG6_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG6_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG6_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG1_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG1_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG1_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG1_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG1_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG1_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RXD_REG1_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_11" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_8" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_26" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_27" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_24" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_25" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_22" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_23" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_20" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_21" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_9" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_18" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_19" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_16" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_17" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_14" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_15" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_12" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_13" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_10" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_28" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_29" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_30" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_31" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FCS_CHECK_REG_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_FIELD_CONTROL_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_EXT_FIELD" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_CRC_FIELD" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_SRC_ADDRESS_FIELD" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_DEST_ADDRESS_FIELD" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_END_DATA" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_DAT_FIELD" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_PREAMBLE" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_SM_END_FRAME" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_FRAME_INT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_CONTROL_MATCH" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_TYPE_PACKET" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_CRC_COMPUTE" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_10" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_9" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_8" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_TYPE_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_10" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_9" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_8" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_COUNTER_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_MATCH" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LESS_THAN_256" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ZERO" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_LENGTH_ONE" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_PADDED_FRAME" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_WITH_FCS" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_NO_FCS" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_DECODER_DATA_VALID" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_FCS_ERROR" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_GOOD_FRAME" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_BAD_FRAME" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_CRC_ENGINE_ERROR" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_INHIBIT_FRAME" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_MIN_LENGTH_MATCH" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_EXCEEDED_MIN_LEN" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_FRAME_LEN_ERROR" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_FRAME_CHECKER_MAX_LENGTH_ERROR" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC1_X36_1I237" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_FF1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC2_X36_1I237" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_FF2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC3_X36_1I237" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_FF3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC4_X36_1I237" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_FF4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_FF5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_X36_1I36" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_FF6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC4_X36_1I35" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC4_X36_1I36" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC4_X36_1I263" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC4_X36_1I276" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC4_X36_1I289" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC4_X36_1I224" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC4_X36_1I250" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC3_X36_1I35" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC3_X36_1I36" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC3_X36_1I263" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC3_X36_1I276" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC3_X36_1I289" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC3_X36_1I224" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC3_X36_1I250" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC2_X36_1I35" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC2_X36_1I36" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC2_X36_1I263" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC2_X36_1I276" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC2_X36_1I289" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC2_X36_1I224" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC2_X36_1I250" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC1_X36_1I35" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC1_X36_1I36" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC1_X36_1I263" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC1_X36_1I276" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC1_X36_1I289" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC1_X36_1I224" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC1_X36_1I250" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC5_X36_1I36" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_CALCULATE_CRC2_CRC5_X36_1I35" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_RXGEN_RX_FIFO_RD_ENABLE" BEL 
"camera_srxreset_r2r" BEL "camera_srxreset_prer2" PIN 
"camera_incoming_fifoshift/B8.A_pins<53>" BEL "camera_incoming_fifoshift/BU139" 
BEL "camera_incoming_fifoshift/BU144" BEL "camera_incoming_fifoshift/BU154" BEL 
"camera_incoming_fifoshift/BU159" BEL "camera_incoming_fifoshift/BU164" BEL 
"camera_incoming_fifoshift/BU169" BEL "camera_incoming_fifoshift/BU174" BEL 
"camera_incoming_fifoshift/BU178" BEL "camera_incoming_fifoshift/BU211" BEL 
"camera_incoming_fifoshift/BU217" BEL "camera_incoming_fifoshift/BU223" BEL 
"camera_incoming_fifoshift/BU229" BEL "camera_incoming_fifoshift/BU235" BEL 
"camera_incoming_fifoshift/BU241" BEL "camera_incoming_fifoshift/BU247" BEL 
"camera_incoming_fifoshift/BU252" BEL "camera_incoming_fifoshift/BU261" BEL 
"camera_incoming_fifoshift/BU268" BEL "camera_incoming_fifoshift/BU275" BEL 
"camera_incoming_fifoshift/BU282" BEL "camera_incoming_fifoshift/BU289" BEL 
"camera_incoming_fifoshift/BU296" BEL "camera_incoming_fifoshift/BU303" BEL 
"camera_incoming_fifoshift/BU310" BEL "camera_incoming_fifoshift/BU335" BEL 
"camera_incoming_fifoshift/BU336" BEL "camera_incoming_fifoshift/BU340" BEL 
"camera_incoming_fifoshift/BU341" BEL "camera_incoming_fifoshift/BU342" BEL 
"camera_incoming_fifoshift/BU346" BEL "camera_incoming_fifoshift/BU350" BEL 
"camera_incoming_fifoshift/BU351" BEL "camera_incoming_fifoshift/BU355" BEL 
"camera_incoming_fifoshift/BU356" BEL "camera_incoming_fifoshift/BU360" BEL 
"camera_incoming_fifoshift/BU361" BEL "camera_incoming_fifoshift/BU365" BEL 
"camera_incoming_fifoshift/BU366" BEL "camera_incoming_fifoshift/BU370" BEL 
"camera_incoming_fifoshift/BU374" BEL "camera_incoming_fifoshift/BU380" BEL 
"camera_incoming_detectvalidedge_q_0" BEL 
"camera_incoming_syncpackcount_flopOne_q_0" BEL 
"camera_incoming_count_count_reg_q_0" BEL "camera_incoming_count_count_reg_q_4" 
BEL "camera_incoming_count_count_reg_q_2" BEL 
"camera_incoming_count_count_reg_q_1" BEL "camera_incoming_count_count_reg_q_3" 
BEL "camera_incoming_count_count_reg_q_5" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/0/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/1/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/2/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/3/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/4/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/5/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/6/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/7/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/8/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/9/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_tq0/g_tw/10/u_tq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/0/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/1/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/2/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/3/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/4/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/5/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/6/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/7/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/8/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/9/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/10/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL "U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_por" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout0" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout1" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_rfdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_gen_delay/1/u_fd" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_gen_delay/2/u_fd" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout0" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout1" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_rfdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/1/u_fd" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/2/u_fd" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/3/u_fd" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/4/u_fd" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/g_rst/0/u_rst" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/g_rst/1/u_rst" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/g_rst/2/u_rst" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/g_rst/3/u_rst" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/g_rst/4/u_rst" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/g_rst/5/u_rst" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/g_rst/6/u_rst" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/g_rst/7/u_rst" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_twmod4_ne0/i_yes_rpm/i_oreg/u_oreg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/0/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/1/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/2/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/3/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/4/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/5/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/6/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/7/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/8/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/9/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/10/u_ireg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/0/u_treg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/1/u_treg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/2/u_treg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/3/u_treg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/4/u_treg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/5/u_treg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/6/u_treg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/7/u_treg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/8/u_treg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/9/u_treg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/10/u_treg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_oreg/i_yes_oreg/u_oreg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/i_mc_no/u_no_mc_reg"
 BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_neq2/u_tc_equation/i_srlt_ne_1/i_nmu_1_to_4/u_tcl/i_outreg/u_dout"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_neq2/u_tc_equation/i_srlt_ne_1/i_nmu_1_to_4/u_trigq"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_storage_qual/u_storage_qual/i_srlt_ne_1/i_nmu_1_to_4/u_tcl/i_outreg/u_dout"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_storage_qual/u_storage_qual/i_srlt_ne_1/i_nmu_1_to_4/u_trigq"
BEL "U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_storage_qual/u_cap_dly" 
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/1/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/2/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/3/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/4/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/5/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/6/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/7/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/8/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/9/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/10/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/11/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/12/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/13/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/14/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/15/u_srl/u_fdr0"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/final_fdr"
BEL "U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/f_no_tcmc/u_fdr" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_dsl1/u_dout0" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_dsl1/u_dout1" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_dsl1/u_dout" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_dsl1/u_rfdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_dsl1/u_gen_delay/1/u_fd" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_dsl2" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_dsl3" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_cr" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/11/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/10/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/9/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/8/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/7/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/6/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/5/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/4/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/3/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/2/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/1/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/g_ns/0/u_nsq" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_state1" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_state0" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_arm" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_trigger" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_full" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_tsof" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_ecr" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_ece" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_rising" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/0/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/0/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/1/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/1/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/2/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/2/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/3/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/3/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/4/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/4/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/5/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/5/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/6/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/6/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/7/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/7/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/8/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/8/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/9/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/9/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/10/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/10/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/11/u_icap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/11/u_cap_addr"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/11/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/10/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/9/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/8/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/7/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/6/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/5/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/4/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/3/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/2/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/1/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/0/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/11/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/10/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/9/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/8/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/7/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/6/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/5/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/4/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/3/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/2/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/1/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/0/u_fdre"
BEL "U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_wcnt_hcmp_q" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_wcnt_lcmp_q" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_scnt_cmp_q" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_yes_oreg/out_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_yes_oreg/out_reg"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/pd_rpm/i_srl_t2/i_yes_rpm/i_yes_oreg/out_reg"
BEL "U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_intcap_f/u_capwe0" 
BEL "U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_intcap_f/u_capwe1" 
BEL "U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_trig0" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_trig1" PIN 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/2/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1007.B_pins<53>"
PIN 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/1/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1011.B_pins<53>"
PIN 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/0/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1015.B_pins<53>"
BEL "rx_clk" ;
PIN 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_Mram_mem_inst_ramb_0.A_pins<53>" 
= NET "tx_clk_int" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_Mram_mem_inst_ramb_0.A" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram5_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram5_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram4_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram4_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram3_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram3_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram0_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram0_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram1_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram1_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram2_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram2_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram63_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram63_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram62_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram62_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram61_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram61_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram60_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram60_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram59_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram59_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram58_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram58_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram57_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram57_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram56_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram56_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram55_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram55_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram54_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram54_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram53_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram53_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram52_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram52_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram51_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram51_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram50_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram50_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram49_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram49_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram48_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram48_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram47_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram47_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram46_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram46_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram45_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram45_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram44_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram44_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram43_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram43_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram42_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram42_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram41_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram41_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram40_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram40_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram39_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram39_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram38_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram38_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram37_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram37_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram36_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram36_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram35_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram35_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram34_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram34_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram33_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram33_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram32_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram32_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram31_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram31_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram30_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram30_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram29_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram29_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram28_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram28_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram27_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram27_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram26_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram26_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram25_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram25_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram24_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram24_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram23_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram23_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram22_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram22_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram21_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram21_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram20_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram20_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram19_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram19_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram18_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram18_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram17_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram17_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram16_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram16_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram15_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram15_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram14_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram14_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram13_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram13_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram12_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram12_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram11_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram11_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram10_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram10_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram9_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram9_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram8_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram8_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram7_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram7_by9.B" ;
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram6_by9.B_pins<53>" = NET 
"tx_clk_int" BEL "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram6_by9.B" ;
TIMEGRP "clk_tx_core" = BEL "trimac_core/BU2/U0/TRIMAC_INST_SYNC_TX_RESET_I_R2" 
BEL "trimac_core/BU2/U0/TRIMAC_INST_SYNC_TX_RESET_I_R3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_TX_RESET_I_RESET_OUT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_TX_RESET_I_R1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_DATA_INT_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_DATA_INT_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_DATA_INT_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_DATA_INT_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_DATA_INT_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_DATA_INT_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_DATA_INT_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_DATA_INT_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_STATUS_INT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_8" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_19" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_16" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_11" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_15" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_14" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_10" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_9" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_12" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_13" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_18" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_QUANTA_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_20" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_21" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_17" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_PAUSE_COUNT_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_DATA_AVAIL_IN_REG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_DATA_AVAIL_CONTROL" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_MUX_CONTROL" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_DATA_CONTROL_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_DATA_COUNT_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_ACK_OUT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_REQ_INT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_15" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_END_OF_TX_HELD" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_ACK_INT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_STATE_COUNT_FFd3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_END_OF_TX_REG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_DATA_COUNT_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_DATA_COUNT_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_DATA_COUNT_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_DATA_COUNT_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_STATE_COUNT_FFd1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_STATE_COUNT_FFd2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_8" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_9" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_10" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_11" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_12" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_13" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_PAUSE_VALUE_HELD_14" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_DATA_CONTROL_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_DATA_CONTROL_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_DATA_CONTROL_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_DATA_CONTROL_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_DATA_CONTROL_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_DATA_CONTROL_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_DATA_CONTROL_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_INT_ENABLE" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_INT_JUMBO_ENABLE" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_INT_SPEED_IS_10_100" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_INT_CRC_MODE" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CLK_DIV10_REG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_REG5_OUT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_REG4_OUT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_REG3_OUT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRC100_EN" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM3_BURST_COUNTER_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_BOC_prbs_1_SHIFT_DATA_14" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_REG1_OUT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_REG2_OUT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM3_BURST_COUNTER_8" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM3_BURST_COUNTER_9" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM3_TX_STATE_FFd3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM3_INT_BURSTING" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM3_BURST_COUNTER_12" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM3_BURST_COUNTER_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM3_BURST_COUNTER_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM3_BURST_COUNTER_11" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM3_TX_STATE_FFd1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM3_TX_STATE_FFd2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM3_BURST_COUNTER_10" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM3_BURST_COUNTER_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM3_BURST_COUNTER_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM3_BURST_COUNTER_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM3_BURST_COUNTER_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM3_BURST_COUNTER_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC1_X36_1I237" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_FF1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC2_X36_1I237" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_FF2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC3_X36_1I237" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_FF3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC4_X36_1I237" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_FF4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_FF5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_X36_1I36" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_FF6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC4_X36_1I35" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC4_X36_1I36" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC4_X36_1I263" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC4_X36_1I276" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC4_X36_1I289" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC4_X36_1I224" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC4_X36_1I250" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC3_X36_1I35" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC3_X36_1I36" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC3_X36_1I263" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC3_X36_1I276" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC3_X36_1I289" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC3_X36_1I224" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC3_X36_1I250" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC2_X36_1I35" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC2_X36_1I36" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC2_X36_1I263" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC2_X36_1I276" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC2_X36_1I289" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC2_X36_1I224" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC2_X36_1I250" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC1_X36_1I35" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC1_X36_1I36" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC1_X36_1I263" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC1_X36_1I276" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC1_X36_1I289" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC1_X36_1I224" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC1_X36_1I250" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC5_X36_1I36" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_CRCGEN2_CRC5_X36_1I35" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_BOC_Q_9" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_BOC_prbs_1_Mshreg_SHIFT_DATA<13>_srl_0"
 BEL "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_BOC_Q_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_BOC_prbs_1_Mshreg_SHIFT_DATA<13>_29" 
BEL "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_BOC_Q_8" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_BOC_Q_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_BOC_Q_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_BOC_Q_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_BOC_Q_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_BOC_Q_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_BOC_Q_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_BOC_Q_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_BOC_prbs_1_SHIFT_DATA_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_50" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_IFG_DELAY_CONST_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_IFG_DELAY_HELD_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_62" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_61" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_64" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_65" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_60" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_46" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_47" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_59" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_58" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_57" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_45" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_56" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_55" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_54" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_53" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_49" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_CRC_MODE" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_JUMBO_EN" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_SPEED_IS_10_100" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_IDL" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CDS" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PRE" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CFL" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_COF" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_FCS" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_SCSH" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_FRAME_GOOD" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_FRAME_BAD" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_OK" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_ETIFG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_MIFG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CLIENT_FRAME_DONE" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BURST_OVER" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_MAX_LENGTH" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_JAM" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_COL_SAVED" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_WFBOT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TX_FAIL" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PRE_COUNT_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE_DONE" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRC_COUNT_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_16" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_TIME_REACHED" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_ATTEMPT_COUNT_48" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_63" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_MIN_PKT_LEN_REACHED" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_MAX_PKT_LEN_REACHED" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_COF_SEEN" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_LATE_PRE_DELAY" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_REG_PREAMBLE" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PAD" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRC" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_INT_EXTENSION" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRC_COMPUTE" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_0_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_1_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_2_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_DATA_REG_3_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_TRANSMIT_PIPE_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PAD_PIPE_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CR178124_FIX" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_REG_STATUS_VALID" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_REG_DATA_VALID" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_52" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_FRAME_COUNT_51" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_8" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_18" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_17" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_8" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_9" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_10" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_11" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_12" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_13" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_14" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_BACK_OFF_COUNT_15" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_JAM_COUNT_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_IFG_COUNT_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_11" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_8" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_26" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_27" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_24" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_25" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_22" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_23" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_20" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_21" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_9" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_18" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_19" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_16" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_17" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_14" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_15" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_12" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_13" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_10" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_28" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_29" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_30" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_CRCGEN_REG_31" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM2_TX_STATE_FFd3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM2_IFG_COUNT_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM2_TX_STATE_FFd2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM2_IFG_COUNT_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM2_IFG_COUNT_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM2_IFG_COUNT_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WR_ADDR_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_NEXT_WR_ADDR_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_NEXT_WR_ADDR_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WR_ENABLE" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_MIFG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_ER_WREN_REG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WR_IFG_CNTR_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_RAG_WRITESYNC_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WR_ADDRGRAY_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WR_ADDRGRAY_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WR_ADDRGRAY_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_RAG_WRITESYNC_2" PIN 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_Mram_mem_inst_ramb_0.A_pins<53>" 
BEL "trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_EN_WR_REG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_ER_WR_REG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_D_WR_REG_8" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_EN_WREN_REG" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_D_WR_REG_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_D_WR_REG_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_D_WR_REG_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_D_WR_REG_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WR_IFG_CNTR_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WR_IFG_CNTR_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WR_IFG_CNTR_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WR_IFG_CNTR_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WR_IFG_CNTR_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_D_WR_REG_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_D_WR_REG_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_D_WR_REG_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_D_WR_REG_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WR_IFG_CNTR_7" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WR_IFG_CNTR_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_RAG_WRITESYNC_0" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_NEXT_WR_ADDR_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_FIFO_WR_ADDR_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_PREAMBLE_PIPE_2_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_TXGEN_TX_SM1_JAM_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_MUX_CONTROL_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_FLOW_TX_DATA_COUNT_3_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_TX_RESET_I_RESET_OUT_1" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_TX_RESET_I_RESET_OUT_2" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_TX_RESET_I_RESET_OUT_3" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_TX_RESET_I_RESET_OUT_4" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_TX_RESET_I_RESET_OUT_5" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_TX_RESET_I_RESET_OUT_6" BEL 
"trimac_core/BU2/U0/TRIMAC_INST_SYNC_TX_RESET_I_RESET_OUT_7" BEL 
"camera_stxreset_prer2" BEL "camera_state_reg_q_1" BEL 
"camera_myfifo/BU2/U0_inblk_rd_rst_fb" BEL 
"camera_myfifo/BU2/U0_inblk_rd_rst_reg" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_7" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_bin_cnt_top_bld_bin_cnt_count_15" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_bin_cnt_top_bld_bin_cnt_count_16" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_bin_cnt_top_bld_bin_cnt_count_14" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_8" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_10"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_12"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_13"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_14"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_9" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_11"
 BEL "camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_bin_cnt_top_bld_bin_cnt_count_13" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_16"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_15"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_0" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_1" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_2" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_3" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_4" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_5" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_6" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_bin_cnt_top_bld_bin_cnt_count_12" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_bin_cnt_top_bld_bin_cnt_count_11" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_bin_cnt_top_bld_bin_cnt_count_0" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_bin_cnt_top_bld_bin_cnt_count_1" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_bin_cnt_top_bld_bin_cnt_count_2" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_bin_cnt_top_bld_bin_cnt_count_3" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_bin_cnt_top_bld_bin_cnt_count_4" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_bin_cnt_top_bld_bin_cnt_count_5" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_bin_cnt_top_bld_bin_cnt_count_6" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_bin_cnt_top_bld_bin_cnt_count_7" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_bin_cnt_top_bld_bin_cnt_count_8" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_bin_cnt_top_bld_bin_cnt_count_9" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_bin_cnt_top_bld_bin_cnt_count_10" 
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram5_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram4_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram3_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram0_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram1_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram2_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram63_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram62_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram61_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram60_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram59_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram58_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram57_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram56_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram55_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram54_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram53_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram52_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram51_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram50_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram49_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram48_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram47_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram46_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram45_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram44_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram43_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram42_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram41_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram40_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram39_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram38_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram37_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram36_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram35_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram34_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram33_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram32_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram31_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram30_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram29_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram28_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram27_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram26_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram25_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram24_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram23_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram22_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram21_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram20_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram19_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram18_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram17_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram16_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram15_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram14_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram13_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram12_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram11_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram10_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram9_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram8_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram7_by9.B_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram6_by9.B_pins<53>" BEL 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_muxb_reg5_intQ_0" BEL 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_muxb_reg3_intQ_0" BEL 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_muxb_reg2_intQ_0" BEL 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_muxb_reg1_intQ_0" BEL 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_muxb_reg0_intQ_0" BEL 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_muxb_reg4_intQ_0" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_PNTR_B_1" BEL 
"camera_myfifo/BU2/U0_flblk_thrmod_elogic_RAM_EMPTY_i" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmp_16" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmp_14" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmp_15" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmp_12" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmp_13" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmp_10" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmp_11" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmp_8" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmp_9" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmp_6" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmp_7" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmp_4" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmp_5" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmp_2" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmp_3" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmp_0" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmp_1" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_PNTR_B_16" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmpx_16" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmpx_14" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmpx_15" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmpx_12" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmpx_13" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmpx_10" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmpx_11" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmpx_8" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmpx_9" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmpx_6" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmpx_7" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmpx_4" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmpx_5" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmpx_2" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmpx_3" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmpx_0" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmpx_1" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_PNTR_B_14" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_PNTR_B_15" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_PNTR_B_12" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_PNTR_B_13" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_PNTR_B_10" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_PNTR_B_11" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_PNTR_B_8" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_PNTR_B_9" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_PNTR_B_6" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_PNTR_B_7" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_PNTR_B_4" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_PNTR_B_5" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_PNTR_B_2" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_PNTR_B_3" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_PNTR_B_0" BEL 
"camera_myfifo/BU2/U0_inblk_rd_rst_fb_1" BEL 
"camera_myfifo/BU2/U0_inblk_rd_rst_fb_2" BEL 
"camera_myfifo/BU2/U0_inblk_rd_rst_fb_3" BEL 
"camera_myfifo/BU2/U0_inblk_rd_rst_fb_4" BEL 
"camera_myfifo/BU2/U0_inblk_rd_rst_fb_5" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_bin_cnt_top_bld_bin_cnt_count_1_1" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_bin_cnt_top_bld_bin_cnt_count_2_1" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_bin_cnt_top_bld_bin_cnt_count_3_1" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_bin_cnt_top_bld_bin_cnt_count_4_1" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_bin_cnt_top_bld_bin_cnt_count_5_1" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_bin_cnt_top_bld_bin_cnt_count_6_1" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_bin_cnt_top_bld_bin_cnt_count_7_1" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_rd_cntr_bin_cnt_top_bld_bin_cnt_count_0_1" BEL 
"camera_state_reg_q_0" BEL "camera_stxreset_r2r" BEL "tx_clk" ;
TIMEGRP "camclk" = BEL "camera_sreset40_r2r" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_3" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_4" 
BEL "camera_myfifo/BU2/U0_inblk_wr_rst_fb" BEL 
"camera_myfifo/BU2/U0_inblk_wr_rst_reg" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_5" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_7" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_7" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_6" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_16" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_8" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_10"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_12"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_13"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_14"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_9" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_11"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_16"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_15"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_0" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_1" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_2" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_3" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_4" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_5" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus1_bin_cnt_top_bld_bin_cnt_count_6" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_8" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_10"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_12"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_13"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_14"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_9" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_11"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_16"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_15"
 BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_0" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_1" 
BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_plus2_bin_cnt_top_bld_bin_cnt_count_2" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_0" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_1" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_2" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_3" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_4" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_5" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_6" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_7" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_8" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_9" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_10" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_11" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_12" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_13" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_14" 
BEL "camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_15" 
PIN "camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram5_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram4_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram3_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram0_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram1_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram2_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram63_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram62_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram61_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram60_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram59_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram58_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram57_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram56_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram55_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram54_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram53_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram52_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram51_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram50_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram49_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram48_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram47_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram46_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram45_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram44_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram43_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram42_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram41_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram40_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram39_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram38_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram37_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram36_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram35_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram34_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram33_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram32_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram31_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram30_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram29_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram28_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram27_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram26_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram25_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram24_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram23_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram22_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram21_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram20_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram19_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram18_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram17_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram16_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram15_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram14_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram13_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram12_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram11_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram10_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram9_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram8_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram7_by9.A_pins<53>" PIN 
"camera_myfifo/BU2/U0_memblk_coreinst_mextd30_ram6_by9.A_pins<53>" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_16" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_15" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_1" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_14" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_11" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_13" BEL 
"camera_myfifo/BU2/U0_flblk_thrmod_flogic_RAM_FULL_i" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_12" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_0" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_1" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_2" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_3" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_4" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_5" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_6" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_7" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_8" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_9" BEL 
"camera_myfifo/BU2/U0_flblk_WR_DATA_COUNT_10" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_16" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_16" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_14" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_15" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_12" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_13" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_10" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_11" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_8" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_9" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_6" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_7" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_4" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_5" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_2" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_3" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_0" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_pntr_tmpx_1" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_14" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_15" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_12" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_13" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_10" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_11" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_8" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_9" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_6" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_7" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_4" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_5" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_2" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_3" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_rdx_PNTR_B_0" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_16" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_14" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_15" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_12" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_13" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_10" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_11" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_8" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_9" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_6" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_7" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_4" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_5" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_2" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_3" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_0" BEL 
"camera_myfifo/BU2/U0_flblk_clkmod_wrx_pntr_tmp_1" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_1_1" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_2_1" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_3_1" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_4_1" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_5_1" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_6_1" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_7_1" BEL 
"camera_myfifo/BU2/U0_cntblk_gen_wr_cntr_bin_cnt_top_bld_bin_cnt_count_0_1" BEL 
"camera_incoming_countSerial_count_reg_q_2" BEL 
"camera_makepackets_controlcounter_count_reg_q_7" BEL "camera_sreset40_prer2" 
BEL "camera_makepackets_controlcounter_count_reg_q_5" BEL 
"camera_fakecamera_serialCount_q_0" BEL "camera_fakecamera_serialCount_q_5" BEL 
"camera_fakecamera_serialCount_q_1" BEL "camera_fakecamera_serialCount_q_7" BEL 
"camera_fakecamera_serialCount_q_3" BEL "camera_fakecamera_ffxstart1_q_0" BEL 
"camera_fakecamera_ffxstart2_q_5" BEL "camera_fakecamera_ffxend1_q_0" BEL 
"camera_fakecamera_ffxend2_q_5" BEL "camera_fakecamera_ffystart1_q_1" BEL 
"camera_fakecamera_ffystart2_q_5" BEL "camera_fakecamera_ffyend1_q_1" BEL 
"camera_fakecamera_ffyend2_q_5" BEL "camera_fakecamera_serialCount_q_6" BEL 
"camera_fakecamera_ffgodff_q_0" BEL "camera_fakecamera_ffstopdff_q_0" BEL 
"camera_fakecamera_href_reg" BEL "camera_fakecamera_ffstart_q_0" BEL 
"camera_makepackets_controlcounter_count_reg_q_3" BEL 
"camera_makepackets_controlcounter_count_reg_q_4" BEL 
"camera_fakecamera_serialCount_q_2" BEL "camera_fakecamera_serialCount_q_4" BEL 
"camera_fakecamera_href_state_FFd1" BEL "camera_fakecamera_href_state_FFd3" BEL 
"camera_fakecamera_href_state_FFd2" BEL "camera_fakecamera_ffxend1_q_1" BEL 
"camera_fakecamera_ffxend1_q_2" BEL "camera_fakecamera_ffxstart1_q_1" BEL 
"camera_fakecamera_ffxstart1_q_2" BEL "camera_fakecamera_ffyend2_q_6" BEL 
"camera_fakecamera_ffyend2_q_7" BEL "camera_fakecamera_ffyend2_q_0" BEL 
"camera_fakecamera_ffyend2_q_1" BEL "camera_fakecamera_ffyend2_q_2" BEL 
"camera_fakecamera_ffyend2_q_3" BEL "camera_fakecamera_ffyend2_q_4" BEL 
"camera_fakecamera_ffystart2_q_6" BEL "camera_fakecamera_ffystart2_q_7" BEL 
"camera_fakecamera_ffystart2_q_0" BEL "camera_fakecamera_ffystart2_q_1" BEL 
"camera_fakecamera_ffystart2_q_2" BEL "camera_fakecamera_ffystart2_q_3" BEL 
"camera_fakecamera_ffystart2_q_4" BEL "camera_fakecamera_ffxend2_q_6" BEL 
"camera_fakecamera_ffxend2_q_7" BEL "camera_fakecamera_ffxend2_q_0" BEL 
"camera_fakecamera_ffxend2_q_1" BEL "camera_fakecamera_ffxend2_q_2" BEL 
"camera_fakecamera_ffxend2_q_3" BEL "camera_fakecamera_ffxend2_q_4" BEL 
"camera_fakecamera_ffxstart2_q_6" BEL "camera_fakecamera_ffxstart2_q_7" BEL 
"camera_fakecamera_ffxstart2_q_0" BEL "camera_fakecamera_ffxstart2_q_1" BEL 
"camera_fakecamera_ffxstart2_q_2" BEL "camera_fakecamera_ffxstart2_q_3" BEL 
"camera_fakecamera_ffxstart2_q_4" BEL "camera_fakecamera_ffyend1_q_0" BEL 
"camera_fakecamera_ffystart1_q_0" BEL "camera_fakecamera_ffstop_q_0" BEL 
"camera_fakecamera_ovtimer_pix_counter_10" BEL 
"camera_fakecamera_ovtimer_line_counter_4" BEL 
"camera_fakecamera_ovtimer_pix_counter_8" BEL 
"camera_fakecamera_ovtimer_line_counter_2" BEL 
"camera_fakecamera_ovtimer_vs_state" BEL "camera_fakecamera_ovtimer_vsync" BEL 
"camera_fakecamera_ovtimer_pix_counter_11" BEL 
"camera_fakecamera_ovtimer_line_counter_9" BEL 
"camera_fakecamera_ovtimer_line_counter_3" BEL 
"camera_fakecamera_ovtimer_line_counter_1" BEL 
"camera_fakecamera_ovtimer_line_counter_0" BEL 
"camera_fakecamera_ovtimer_pix_counter_9" BEL 
"camera_fakecamera_ovtimer_line_counter_7" BEL 
"camera_fakecamera_ovtimer_line_counter_8" BEL 
"camera_fakecamera_ovtimer_line_counter_6" BEL 
"camera_fakecamera_ovtimer_line_counter_5" BEL 
"camera_fakecamera_ovtimer_pix_counter_0" BEL 
"camera_fakecamera_ovtimer_pix_counter_1" BEL 
"camera_fakecamera_ovtimer_pix_counter_2" BEL 
"camera_fakecamera_ovtimer_pix_counter_3" BEL 
"camera_fakecamera_ovtimer_pix_counter_4" BEL 
"camera_fakecamera_ovtimer_pix_counter_5" BEL 
"camera_fakecamera_ovtimer_pix_counter_6" BEL 
"camera_fakecamera_ovtimer_pix_counter_7" BEL 
"camera_incoming_countSerial_count_reg_q_0" PIN 
"camera_incoming_fifoshift/B8.B_pins<53>" BEL "camera_incoming_fifoshift/BU34" 
BEL "camera_incoming_fifoshift/BU40" BEL "camera_incoming_fifoshift/BU46" BEL 
"camera_incoming_fifoshift/BU52" BEL "camera_incoming_fifoshift/BU58" BEL 
"camera_incoming_fifoshift/BU64" BEL "camera_incoming_fifoshift/BU70" BEL 
"camera_incoming_fifoshift/BU75" BEL "camera_incoming_fifoshift/BU84" BEL 
"camera_incoming_fifoshift/BU91" BEL "camera_incoming_fifoshift/BU98" BEL 
"camera_incoming_fifoshift/BU105" BEL "camera_incoming_fifoshift/BU112" BEL 
"camera_incoming_fifoshift/BU119" BEL "camera_incoming_fifoshift/BU126" BEL 
"camera_incoming_fifoshift/BU133" BEL "camera_incoming_fifoshift/BU140" BEL 
"camera_incoming_fifoshift/BU141" BEL "camera_incoming_fifoshift/BU145" BEL 
"camera_incoming_fifoshift/BU146" BEL "camera_incoming_fifoshift/BU147" BEL 
"camera_incoming_fifoshift/BU151" BEL "camera_incoming_fifoshift/BU155" BEL 
"camera_incoming_fifoshift/BU156" BEL "camera_incoming_fifoshift/BU160" BEL 
"camera_incoming_fifoshift/BU161" BEL "camera_incoming_fifoshift/BU165" BEL 
"camera_incoming_fifoshift/BU166" BEL "camera_incoming_fifoshift/BU170" BEL 
"camera_incoming_fifoshift/BU171" BEL "camera_incoming_fifoshift/BU175" BEL 
"camera_incoming_fifoshift/BU179" BEL "camera_incoming_fifoshift/BU185" BEL 
"camera_incoming_fifoshift/BU315" BEL "camera_incoming_fifoshift/BU317" BEL 
"camera_incoming_fifoshift/BU319" BEL "camera_incoming_fifoshift/BU321" BEL 
"camera_incoming_fifoshift/BU323" BEL "camera_incoming_fifoshift/BU325" BEL 
"camera_incoming_fifoshift/BU327" BEL "camera_incoming_fifoshift/BU329" BEL 
"camera_incoming_fifoshift/BU334" BEL "camera_incoming_fifoshift/BU339" BEL 
"camera_incoming_fifoshift/BU349" BEL "camera_incoming_fifoshift/BU354" BEL 
"camera_incoming_fifoshift/BU359" BEL "camera_incoming_fifoshift/BU364" BEL 
"camera_incoming_fifoshift/BU369" BEL "camera_incoming_fifoshift/BU373" BEL 
"camera_incoming_countSerial_count_reg_q_1" BEL "camera_makepackets_camclk20reg"
 BEL "camera_incoming_syncpackcount_flopTwo_q_0" BEL 
"camera_incoming_countSerial_count_reg_q_3" BEL 
"camera_incoming_countSerial_count_reg_q_4" BEL 
"camera_makepackets_controlcounter_count_reg_q_0" BEL 
"camera_makepackets_controlcounter_count_reg_q_1" BEL 
"camera_makepackets_stoppulse_dff1_q_0" BEL "camera_makepackets_ffone_q_1" BEL 
"camera_makepackets_vsyncpulse_dff1_q_0" BEL 
"camera_makepackets_dummycounter_count_reg_q_1" BEL 
"camera_makepackets_controlcounter_count_reg_q_2" BEL 
"camera_makepackets_ffone_q_2" BEL "camera_makepackets_ffone_q_0" BEL 
"camera_makepackets_dummycounter_count_reg_q_0" BEL 
"camera_makepackets_addresscounter_count_reg_q_3" BEL 
"camera_makepackets_addresscounter_count_reg_q_4" BEL 
"camera_makepackets_addresscounter_count_reg_q_2" BEL 
"camera_makepackets_addresscounter_count_reg_q_0" BEL 
"camera_makepackets_addresscounter_count_reg_q_1" BEL 
"camera_makepackets_controlcounter_count_reg_q_6" BEL 
"U_ila_pro_2/ila_pro_2/i_tq0/g_tw/0/u_tq" BEL 
"U_ila_pro_2/ila_pro_2/i_tq0/g_tw/1/u_tq" BEL 
"U_ila_pro_2/ila_pro_2/i_tq0/g_tw/2/u_tq" BEL 
"U_ila_pro_2/ila_pro_2/i_tq0/g_tw/3/u_tq" BEL 
"U_ila_pro_2/ila_pro_2/i_tq0/g_tw/4/u_tq" BEL 
"U_ila_pro_2/ila_pro_2/i_tq0/g_tw/5/u_tq" BEL 
"U_ila_pro_2/ila_pro_2/i_tq0/g_tw/6/u_tq" BEL 
"U_ila_pro_2/ila_pro_2/i_tq0/g_tw/7/u_tq" BEL 
"U_ila_pro_2/ila_pro_2/i_tq0/g_tw/8/u_tq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/0/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/1/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/2/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/3/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/4/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/5/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/6/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/7/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_dq/u_dqq/dly_9/dly_9_gen/8/i_srlt_ne_0/i_ff_no/dly9/SRL16E"
BEL "U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_por" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout0" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout1" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_halt_xfer/u_dout" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_halt_xfer/u_rfdre" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_halt_xfer/u_gen_delay/1/u_fd" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_halt_xfer/u_gen_delay/2/u_fd" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout0" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout1" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_arm_xfer/u_dout" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_arm_xfer/u_rfdre" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/1/u_fd" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/2/u_fd" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/3/u_fd" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_arm_xfer/u_gen_delay/4/u_fd" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/g_rst/0/u_rst" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/g_rst/1/u_rst" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/g_rst/2/u_rst" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/g_rst/3/u_rst" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/g_rst/4/u_rst" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/g_rst/5/u_rst" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/g_rst/6/u_rst" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/g_rst/7/u_rst" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_twmod4_ne0/i_yes_rpm/i_oreg/u_oreg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/0/u_ireg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/1/u_ireg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/2/u_ireg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/3/u_ireg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/4/u_ireg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/5/u_ireg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/6/u_ireg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/7/u_ireg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/i_yes_ireg/f_tw/8/u_ireg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/0/u_treg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/1/u_treg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/2/u_treg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/3/u_treg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/4/u_treg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/5/u_treg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/6/u_treg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/7/u_treg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/f_tw/8/u_treg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_oreg/i_yes_oreg/u_oreg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/i_mc_no/u_no_mc_reg"
 BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_neq2/u_tc_equation/i_srlt_ne_1/i_nmu_1_to_4/u_tcl/i_outreg/u_dout"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_neq2/u_tc_equation/i_srlt_ne_1/i_nmu_1_to_4/u_trigq"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_storage_qual/u_storage_qual/i_srlt_ne_1/i_nmu_1_to_4/u_tcl/i_outreg/u_dout"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_storage_qual/u_storage_qual/i_srlt_ne_1/i_nmu_1_to_4/u_trigq"
BEL "U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_storage_qual/u_cap_dly" 
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/1/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/2/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/3/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/4/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/5/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/6/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/7/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/8/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/9/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/10/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/11/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/12/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/13/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/14/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/15/u_srl/u_fdr0"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/final_fdr"
BEL "U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/f_no_tcmc/u_fdr" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_dsl1/u_dout0" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_dsl1/u_dout1" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_dsl1/u_dout" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_dsl1/u_rfdre" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_dsl1/u_gen_delay/1/u_fd" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_dsl2" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_dsl3" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_cr" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/g_ns/12/u_nsq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/g_ns/11/u_nsq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/g_ns/10/u_nsq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/g_ns/9/u_nsq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/g_ns/8/u_nsq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/g_ns/7/u_nsq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/g_ns/6/u_nsq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/g_ns/5/u_nsq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/g_ns/4/u_nsq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/g_ns/3/u_nsq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/g_ns/2/u_nsq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/g_ns/1/u_nsq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/g_ns/0/u_nsq" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_state1" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_state0" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_arm" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_trigger" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_full" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_tsof" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_ecr" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_ece" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_rising" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/0/u_icap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/0/u_cap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/1/u_icap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/1/u_cap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/2/u_icap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/2/u_cap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/3/u_icap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/3/u_cap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/4/u_icap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/4/u_cap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/5/u_icap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/5/u_cap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/6/u_icap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/6/u_cap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/7/u_icap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/7/u_cap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/8/u_icap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/8/u_cap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/9/u_icap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/9/u_cap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/10/u_icap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/10/u_cap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/11/u_icap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/11/u_cap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/12/u_icap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_intcap/f_cap_addr/12/u_cap_addr"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/12/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/11/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/10/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/9/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/8/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/7/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/6/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/5/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/4/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/3/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/2/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/1/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_no_tseq/i_srlt_ne_1/u_scnt/g/0/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/12/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/11/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/10/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/9/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/8/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/7/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/6/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/5/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/4/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/3/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/2/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/1/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_srlt_ne_1/u_wcnt/g/0/u_fdre"
BEL "U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_wcnt_hcmp_q" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_wcnt_lcmp_q" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_scnt_cmp_q" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_yes_oreg/out_reg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_yes_oreg/out_reg"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/pd_rpm/i_srl_t2/i_yes_rpm/i_yes_oreg/out_reg"
BEL "U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_intcap_f/u_capwe0" 
BEL "U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_intcap_f/u_capwe1" 
BEL "U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_trig0" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_trig1" PIN 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/4/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2583.B_pins<53>"
PIN 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/3/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2587.B_pins<53>"
PIN 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/2/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2591.B_pins<53>"
PIN 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/1/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2595.B_pins<53>"
PIN 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/0/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2599.B_pins<53>"
;
PIN 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/2/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1007.A_pins<53>"
= NET "icon_control0<0>" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/2/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1007.A"
;
PIN 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/1/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1011.A_pins<53>"
= NET "icon_control0<0>" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/1/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1011.A"
;
PIN 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/0/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1015.A_pins<53>"
= NET "icon_control0<0>" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/0/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1015.A"
;
PIN 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/2/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1787.A_pins<53>"
= NET "icon_control0<0>" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/2/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1787.A"
;
PIN 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/1/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1791.A_pins<53>"
= NET "icon_control0<0>" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/1/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1791.A"
;
PIN 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/0/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1795.A_pins<53>"
= NET "icon_control0<0>" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/0/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1795.A"
;
PIN 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/4/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2583.A_pins<53>"
= NET "icon_control0<0>" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/4/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2583.A"
;
PIN 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/3/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2587.A_pins<53>"
= NET "icon_control0<0>" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/3/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2587.A"
;
PIN 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/2/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2591.A_pins<53>"
= NET "icon_control0<0>" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/2/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2591.A"
;
PIN 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/1/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2595.A_pins<53>"
= NET "icon_control0<0>" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/1/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2595.A"
;
PIN 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/0/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2599.A_pins<53>"
= NET "icon_control0<0>" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/0/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2599.A"
;
TIMEGRP "J_CLK" = BEL "U_icon_pro/icon_pro/u_icon/u_tdi_reg" BEL 
"U_icon_pro/icon_pro/u_icon/u_tdo_reg" BEL 
"U_icon_pro/icon_pro/u_icon/u_cmd/g_target/15/i_eq0/u_target" BEL 
"U_icon_pro/icon_pro/u_icon/u_cmd/g_target/14/i_ne0/u_target" BEL 
"U_icon_pro/icon_pro/u_icon/u_cmd/g_target/13/i_ne0/u_target" BEL 
"U_icon_pro/icon_pro/u_icon/u_cmd/g_target/12/i_ne0/u_target" BEL 
"U_icon_pro/icon_pro/u_icon/u_cmd/g_target/11/i_ne0/u_target" BEL 
"U_icon_pro/icon_pro/u_icon/u_cmd/g_target/10/i_ne0/u_target" BEL 
"U_icon_pro/icon_pro/u_icon/u_cmd/g_target/9/i_ne0/u_target" BEL 
"U_icon_pro/icon_pro/u_icon/u_cmd/g_target/8/i_ne0/u_target" BEL 
"U_icon_pro/icon_pro/u_icon/u_cmd/g_target/7/i_ne0/u_target" BEL 
"U_icon_pro/icon_pro/u_icon/u_cmd/g_target/6/i_ne0/u_target" BEL 
"U_icon_pro/icon_pro/u_icon/u_sync/g_sync_word/6/i_eq0/u_fdr" BEL 
"U_icon_pro/icon_pro/u_icon/u_sync/g_sync_word/5/i_ne0/u_fdr" BEL 
"U_icon_pro/icon_pro/u_icon/u_sync/g_sync_word/4/i_ne0/u_fdr" BEL 
"U_icon_pro/icon_pro/u_icon/u_sync/g_sync_word/3/i_ne0/u_fdr" BEL 
"U_icon_pro/icon_pro/u_icon/u_sync/g_sync_word/2/i_ne0/u_fdr" BEL 
"U_icon_pro/icon_pro/u_icon/u_sync/g_sync_word/1/i_ne0/u_fdr" BEL 
"U_icon_pro/icon_pro/u_icon/u_sync/g_sync_word/0/i_ne0/u_fdr" BEL 
"U_icon_pro/icon_pro/u_icon/u_sync/u_sync" BEL 
"U_icon_pro/icon_pro/u_icon/u_stat/u_stat_cnt/g/5/u_fdre" BEL 
"U_icon_pro/icon_pro/u_icon/u_stat/u_stat_cnt/g/4/u_fdre" BEL 
"U_icon_pro/icon_pro/u_icon/u_stat/u_stat_cnt/g/3/u_fdre" BEL 
"U_icon_pro/icon_pro/u_icon/u_stat/u_stat_cnt/g/2/u_fdre" BEL 
"U_icon_pro/icon_pro/u_icon/u_stat/u_stat_cnt/g/1/u_fdre" BEL 
"U_icon_pro/icon_pro/u_icon/u_stat/u_stat_cnt/g/0/u_fdre" BEL 
"U_icon_pro/icon_pro/u_icon/u_stat/u_tdo" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_halt_xfer/u_tfdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_rst/u_arm_xfer/u_tfdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_tw_gte4/f_tw/0/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_tw_gte4/f_tw/0/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_twmod4_ne0/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_twmod4_ne0/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_neq2/u_tc_equation/i_srlt_ne_1/i_nmu_1_to_4/u_tcl/i_nmu_eq1/u_idout/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_storage_qual/u_storage_qual/i_srlt_ne_1/i_nmu_1_to_4/u_tcl/i_nmu_eq1/u_idout/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/s0_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/1/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/2/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/3/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/4/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/5/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/6/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/7/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/8/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/9/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/10/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/11/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/12/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/13/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/14/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/15/si_cfg/i_srl_t2/u_srlc16e"
BEL "U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/8/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/7/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/6/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/5/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/4/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/3/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/2/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/1/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_stat_cnt/g/0/u_fdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_dsl1/u_tfdre" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_dirty" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_reset_edge/u_dout0" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_reset_edge/u_dout1" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_reset_edge/i_h2l/u_dout" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_stat/u_tdo" BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/0/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/1/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/2/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/3/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/4/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/5/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/6/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/7/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/8/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/9/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/10/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/11/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/12/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/13/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/14/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/15/u_sel"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/i_srl/u_selx"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/ug3_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/uf3_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/ug2_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/uf2_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/ug1_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/uf1_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/ug0_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/uf0_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/ug3_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/uf3_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/ug2_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/uf2_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/ug1_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/uf1_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/ug0_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/uf0_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scrst/pd_rpm/i_srl_t2/i_yes_rpm/ug1_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scrst/pd_rpm/i_srl_t2/i_yes_rpm/uf1_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scrst/pd_rpm/i_srl_t2/i_yes_rpm/ug0_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scrst/pd_rpm/i_srl_t2/i_yes_rpm/uf0_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_wce/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_sce/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cmpreset/pd_rpm/i_srl_t2/i_yes_rpm/ug1_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cmpreset/pd_rpm/i_srl_t2/i_yes_rpm/uf1_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cmpreset/pd_rpm/i_srl_t2/i_yes_rpm/ug0_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cmpreset/pd_rpm/i_srl_t2/i_yes_rpm/uf0_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/pd_rpm/i_srl_t2/i_yes_rpm/ug1_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/pd_rpm/i_srl_t2/i_yes_rpm/uf1_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/pd_rpm/i_srl_t2/i_yes_rpm/ug0_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/pd_rpm/i_srl_t2/i_yes_rpm/uf0_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scmpce/pd_rpm/i_srl_t2/i_yes_rpm/ug_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scmpce/pd_rpm/i_srl_t2/i_yes_rpm/uf_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_wlcmpce/pd_rpm/i_srl_t2/i_yes_rpm/ug_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_wlcmpce/pd_rpm/i_srl_t2/i_yes_rpm/uf_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_whcmpce/pd_rpm/i_srl_t2/i_yes_rpm/ug_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_whcmpce/pd_rpm/i_srl_t2/i_yes_rpm/uf_cfglut4"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/i_ni_gt_1/ine1/u_low_count/g/1/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/i_ni_gt_1/ine1/u_low_count/g/0/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/13/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/12/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/11/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/10/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/9/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/8/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/7/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/6/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/5/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/4/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/3/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/2/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/1/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/0/u_fdre"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/i_mux/g_ff/1/u_ff"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/i_mux/g_ff/0/u_ff"
PIN 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/2/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1007.A_pins<53>"
PIN 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/1/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1011.A_pins<53>"
PIN 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/0/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1015.A_pins<53>"
BEL "U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_halt_xfer/u_tfdre" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_rst/u_arm_xfer/u_tfdre" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_tw_gte4/f_tw/0/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_tw_gte4/f_tw/0/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_twmod4_ne0/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_twmod4_ne0/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_neq2/u_tc_equation/i_srlt_ne_1/i_nmu_1_to_4/u_tcl/i_nmu_eq1/u_idout/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_storage_qual/u_storage_qual/i_srlt_ne_1/i_nmu_1_to_4/u_tcl/i_nmu_eq1/u_idout/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/s0_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/1/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/2/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/3/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/4/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/5/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/6/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/7/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/8/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/9/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/10/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/11/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/12/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/13/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/14/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/15/si_cfg/i_srl_t2/u_srlc16e"
BEL "U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_stat_cnt/g/8/u_fdre" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_stat_cnt/g/7/u_fdre" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_stat_cnt/g/6/u_fdre" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_stat_cnt/g/5/u_fdre" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_stat_cnt/g/4/u_fdre" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_stat_cnt/g/3/u_fdre" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_stat_cnt/g/2/u_fdre" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_stat_cnt/g/1/u_fdre" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_stat_cnt/g/0/u_fdre" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_dsl1/u_tfdre" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_dirty" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_reset_edge/u_dout0" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_reset_edge/u_dout1" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_reset_edge/i_h2l/u_dout" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_stat/u_tdo" BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/0/u_sel"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/1/u_sel"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/2/u_sel"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/3/u_sel"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/4/u_sel"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/5/u_sel"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/6/u_sel"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/7/u_sel"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/8/u_sel"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/9/u_sel"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/10/u_sel"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/11/u_sel"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/12/u_sel"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/13/u_sel"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/14/u_sel"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/15/u_sel"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/i_srl/u_selx"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/ug3_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/uf3_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/ug2_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/uf2_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/ug1_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/uf1_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/ug0_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/uf0_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/ug3_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/uf3_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/ug2_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/uf2_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/ug1_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/uf1_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/ug0_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/uf0_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scrst/pd_rpm/i_srl_t2/i_yes_rpm/ug1_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scrst/pd_rpm/i_srl_t2/i_yes_rpm/uf1_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scrst/pd_rpm/i_srl_t2/i_yes_rpm/ug0_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scrst/pd_rpm/i_srl_t2/i_yes_rpm/uf0_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_wce/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_sce/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cmpreset/pd_rpm/i_srl_t2/i_yes_rpm/ug1_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cmpreset/pd_rpm/i_srl_t2/i_yes_rpm/uf1_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cmpreset/pd_rpm/i_srl_t2/i_yes_rpm/ug0_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cmpreset/pd_rpm/i_srl_t2/i_yes_rpm/uf0_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/pd_rpm/i_srl_t2/i_yes_rpm/ug1_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/pd_rpm/i_srl_t2/i_yes_rpm/uf1_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/pd_rpm/i_srl_t2/i_yes_rpm/ug0_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/pd_rpm/i_srl_t2/i_yes_rpm/uf0_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scmpce/pd_rpm/i_srl_t2/i_yes_rpm/ug_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scmpce/pd_rpm/i_srl_t2/i_yes_rpm/uf_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_wlcmpce/pd_rpm/i_srl_t2/i_yes_rpm/ug_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_wlcmpce/pd_rpm/i_srl_t2/i_yes_rpm/uf_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_whcmpce/pd_rpm/i_srl_t2/i_yes_rpm/ug_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_whcmpce/pd_rpm/i_srl_t2/i_yes_rpm/uf_cfglut4"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/i_ni_gt_1/ine1/u_low_count/g/1/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/i_ni_gt_1/ine1/u_low_count/g/0/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/13/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/12/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/11/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/10/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/9/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/8/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/7/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/6/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/5/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/4/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/3/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/2/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/1/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/0/u_fdre"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/i_mux/g_ff/1/u_ff"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/i_mux/g_ff/0/u_ff"
PIN 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/2/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1787.A_pins<53>"
PIN 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/1/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1791.A_pins<53>"
PIN 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/0/u_bram/ram_rt1_s1_s4_if/ram_rt1_s1_s4_i/newSim1795.A_pins<53>"
BEL "U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_halt_xfer/u_tfdre" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_rst/u_arm_xfer/u_tfdre" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_tw_gte4/f_tw/0/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_tw_gte4/f_tw/0/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_twmod4_ne0/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_twmod4_ne0/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_neq2/u_tc_equation/i_srlt_ne_1/i_nmu_1_to_4/u_tcl/i_nmu_eq1/u_idout/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_storage_qual/u_storage_qual/i_srlt_ne_1/i_nmu_1_to_4/u_tcl/i_nmu_eq1/u_idout/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/s0_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/1/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/2/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/3/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/4/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/5/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/6/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/7/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/8/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/9/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/10/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/11/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/12/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/13/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/14/si_cfg/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/u_states/15/si_cfg/i_srl_t2/u_srlc16e"
BEL "U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_stat_cnt/g/8/u_fdre" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_stat_cnt/g/7/u_fdre" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_stat_cnt/g/6/u_fdre" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_stat_cnt/g/5/u_fdre" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_stat_cnt/g/4/u_fdre" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_stat_cnt/g/3/u_fdre" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_stat_cnt/g/2/u_fdre" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_stat_cnt/g/1/u_fdre" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_stat_cnt/g/0/u_fdre" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_dsl1/u_tfdre" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_dirty" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_reset_edge/u_dout0" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_reset_edge/u_dout1" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_reset_edge/i_h2l/u_dout" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_stat/u_tdo" BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/0/u_sel"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/1/u_sel"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/2/u_sel"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/3/u_sel"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/4/u_sel"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/5/u_sel"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/6/u_sel"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/7/u_sel"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/8/u_sel"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/9/u_sel"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/10/u_sel"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/11/u_sel"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/12/u_sel"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/13/u_sel"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/14/u_sel"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/f_sel/15/u_sel"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/i_0_to_64k/i_srl/u_selx"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/i_srlt_eq_2/u_srlh"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/i_srlt_eq_2/u_srll"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/ug3_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/uf3_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/ug2_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/uf2_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/ug1_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/uf1_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/ug0_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/uf0_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/ug3_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/uf3_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/ug2_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/uf2_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/ug1_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/uf1_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/ug0_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/pd_rpm/i_srl_t2/i_yes_rpm/i_no_s3/uf0_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scrst/pd_rpm/i_srl_t2/i_yes_rpm/ug1_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scrst/pd_rpm/i_srl_t2/i_yes_rpm/uf1_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scrst/pd_rpm/i_srl_t2/i_yes_rpm/ug0_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scrst/pd_rpm/i_srl_t2/i_yes_rpm/uf0_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_wce/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_sce/i_srl_t2/u_srlc16e"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cmpreset/pd_rpm/i_srl_t2/i_yes_rpm/ug1_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cmpreset/pd_rpm/i_srl_t2/i_yes_rpm/uf1_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cmpreset/pd_rpm/i_srl_t2/i_yes_rpm/ug0_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cmpreset/pd_rpm/i_srl_t2/i_yes_rpm/uf0_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/pd_rpm/i_srl_t2/i_yes_rpm/ug1_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/pd_rpm/i_srl_t2/i_yes_rpm/uf1_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/pd_rpm/i_srl_t2/i_yes_rpm/ug0_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/pd_rpm/i_srl_t2/i_yes_rpm/uf0_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scmpce/pd_rpm/i_srl_t2/i_yes_rpm/ug_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scmpce/pd_rpm/i_srl_t2/i_yes_rpm/uf_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_wlcmpce/pd_rpm/i_srl_t2/i_yes_rpm/ug_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_wlcmpce/pd_rpm/i_srl_t2/i_yes_rpm/uf_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_whcmpce/pd_rpm/i_srl_t2/i_yes_rpm/ug_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_whcmpce/pd_rpm/i_srl_t2/i_yes_rpm/uf_cfglut4"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/i_ni_gt_1/ine1/u_low_count/g/2/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/i_ni_gt_1/ine1/u_low_count/g/1/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/i_ni_gt_1/ine1/u_low_count/g/0/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/13/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/12/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/11/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/10/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/9/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/8/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/7/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/6/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/5/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/4/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/3/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/2/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/1/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/i_rdaddr/u_hc/g/0/u_fdre"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/i_mux/g_ff/2/u_ff"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/i_mux/g_ff/1/u_ff"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/i_mux/g_ff/0/u_ff"
PIN 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/4/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2583.A_pins<53>"
PIN 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/3/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2587.A_pins<53>"
PIN 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/2/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2591.A_pins<53>"
PIN 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/1/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2595.A_pins<53>"
PIN 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/i_intcap/u_capstor/i_case1/i_rt1/u_ram/g_bram/0/u_bram/ram_rt1_s1_s2_if/ram_rt1_s1_s2_i/newSim2599.A_pins<53>"
BEL "U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/wcnt_hcmp_ce.GMC15_BLACKBOX" 
BEL "U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/wcnt_hcmp_ce.GMC15_BLACKBOX" 
BEL "U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/wcnt_hcmp_ce.GMC15_BLACKBOX" 
BEL "U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/scnt_reset.GMC15_BLACKBOX" BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/scnt_reset.FMC15_BLACKBOX" BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/scnt_reset.GMC15_BLACKBOX" BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/scnt_reset.FMC15_BLACKBOX" BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/scnt_reset.GMC15_BLACKBOX" BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/scnt_reset.FMC15_BLACKBOX" BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scrst/jo_0.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scrst/jo_0.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scrst/jo_0.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scrst/jo_0.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scrst/jo_0.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_scrst/jo_0.FMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/ko_1.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/ko_1.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/ko_1.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/ko_1.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/ko_1.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/ko_1.FMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/jo_2.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/jo_2.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/jo_2.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/jo_2.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/jo_2.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/jo_2.FMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/ko_0.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/ko_0.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/ko_0.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/ko_0.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/ko_0.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/ko_0.FMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/jo_0.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/jo_0.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/jo_0.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/jo_0.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/jo_0.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns1/jo_0.FMC15_BLACKBOX"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/u_muxh/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/u_muxh/O.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/u_muxh/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/u_muxh/O.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/u_muxh/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/u_muxh/O.FMC15_BLACKBOX"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/u_muxl/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/u_muxl/O.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/u_muxl/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/u_muxl/O.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/i_yes_muxh/u_muxh/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_scnt_cmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/i_yes_muxh/u_muxh/O.FMC15_BLACKBOX"
BEL "U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/wcnt_lcmp_ce.GMC15_BLACKBOX" 
BEL "U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/wcnt_lcmp_ce.FMC15_BLACKBOX" 
BEL "U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/wcnt_lcmp_ce.GMC15_BLACKBOX" 
BEL "U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/wcnt_lcmp_ce.FMC15_BLACKBOX" 
BEL "U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/wcnt_lcmp_ce.GMC15_BLACKBOX" 
BEL "U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/wcnt_lcmp_ce.FMC15_BLACKBOX" 
BEL "U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/cmp_reset.GMC15_BLACKBOX" BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/cmp_reset.FMC15_BLACKBOX" BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/cmp_reset.GMC15_BLACKBOX" BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/cmp_reset.FMC15_BLACKBOX" BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/cmp_reset.GMC15_BLACKBOX" BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/cmp_reset.FMC15_BLACKBOX" BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cmpreset/jo_0.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cmpreset/jo_0.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cmpreset/jo_0.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cmpreset/jo_0.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cmpreset/jo_0.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cmpreset/jo_0.FMC15_BLACKBOX"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/u_muxh/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/u_muxh/O.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/u_muxh/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/u_muxh/O.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/u_muxh/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/u_muxh/O.FMC15_BLACKBOX"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/u_muxl/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/u_muxl/O.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/u_muxl/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/u_muxl/O.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/i_yes_muxh/u_muxh/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_hcmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/i_yes_muxh/u_muxh/O.FMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/jo_1.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/jo_1.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/jo_1.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/jo_1.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/jo_1.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/jo_1.FMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/jo_0.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/jo_0.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/jo_0.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/jo_0.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/jo_0.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_cdone/jo_0.FMC15_BLACKBOX"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/u_muxh/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/u_muxh/O.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/u_muxh/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/u_muxh/O.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/u_muxh/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/pd_rpm/i_tw_gte8/f_tw/0/i_yes_rpm/u_muxh/O.FMC15_BLACKBOX"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/u_muxl/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/u_muxl/O.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/u_muxl/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/u_muxl/O.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/i_yes_muxh/u_muxh/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/u_cap_addrgen/u_wcnt_lcmp/pd_rpm/i_twmod8_ne0/i_yes_rpm/i_yes_muxh/u_muxh/O.FMC15_BLACKBOX"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_tw_gte4/f_tw/0/i_yes_rpm/u_muxh/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_tw_gte4/f_tw/0/i_yes_rpm/u_muxh/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_tw_gte4/f_tw/0/i_yes_rpm/u_muxh/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_tw_gte4/f_tw/1/i_yes_rpm/u_muxh/O.FMC15_BLACKBOX"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/ila_pro_0/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/ila_pro_1/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/ila_pro_2/i_no_d/u_ila/u_trig/u_tm/g_nmu/0/u_m/u_mu/i_mut_gandx/u_match/pd_rpm/i_twmod4_ne0/i_yes_rpm/u_muxh/O.FMC15_BLACKBOX"
BEL "U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/scnt_cmp_ce.GMC15_BLACKBOX" BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/scnt_cmp_ce.FMC15_BLACKBOX" BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/scnt_cmp_ce.GMC15_BLACKBOX" BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/scnt_cmp_ce.FMC15_BLACKBOX" BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/scnt_cmp_ce.GMC15_BLACKBOX" BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/scnt_cmp_ce.FMC15_BLACKBOX" BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/ko_1.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/ko_1.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/ko_1.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/ko_1.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/ko_1.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/ko_1.FMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/jo_2.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/jo_2.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/jo_2.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/jo_2.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/jo_2.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/jo_2.FMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/ko_0.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/ko_0.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/ko_0.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/ko_0.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/ko_0.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/ko_0.FMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/jo_0.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/jo_0.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/jo_0.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/jo_0.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/jo_0.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/i_srlt_ne_1/u_ns0/jo_0.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_3.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_3.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_3.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_3.FMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_3.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_3.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_10.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_10.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_10.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_10.FMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_10.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_10.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_14.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_14.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_14.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_14.FMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_14.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_14.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_neq2/u_tc_equation/i_srlt_ne_1/i_nmu_1_to_4/u_tcl/idout.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_neq2/u_tc_equation/i_srlt_ne_1/i_nmu_1_to_4/u_tcl/idout.FMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_neq2/u_tc_equation/i_srlt_ne_1/i_nmu_1_to_4/u_tcl/idout.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_1.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_1.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_1.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_1.FMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_1.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_1.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_8.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_8.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_8.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_8.FMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_8.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_8.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_12.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_12.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_12.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_12.FMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_12.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_12.FMC15_BLACKBOX"
BEL "U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/wcnt_ce.GMC15_BLACKBOX" BEL 
"U_ila_pro_2/i_no_d/u_ila/u_g2_sq/u_capctrl/wcnt_ce.FMC15_BLACKBOX" BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/wcnt_ce.GMC15_BLACKBOX" BEL 
"U_ila_pro_1/i_no_d/u_ila/u_g2_sq/u_capctrl/wcnt_ce.FMC15_BLACKBOX" BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/wcnt_ce.GMC15_BLACKBOX" BEL 
"U_ila_pro_0/i_no_d/u_ila/u_g2_sq/u_capctrl/wcnt_ce.FMC15_BLACKBOX" BEL 
"U_ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_5.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_5.FMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_5.FMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_6.GMC15_BLACKBOX"
BEL 
"U_ila_pro_2/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_6.FMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_6.GMC15_BLACKBOX"
BEL 
"U_ila_pro_1/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_6.FMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_6.GMC15_BLACKBOX"
BEL 
"U_ila_pro_0/i_no_d/u_ila/u_trig/u_tc/i_tseq_eq1/i_tseq_simple/and_out_6.FMC15_BLACKBOX"
;
TIMEGRP "U_CLK" = BEL "U_icon_pro/icon_pro/u_icon/u_idata_cmd" ; 
TIMEGRP "rx_clock" = TIMEGRP "clk_rx" ; 
TIMEGRP "rx_clock_core" = TIMEGRP "clk_rx_core" ; 
TIMEGRP "tx_clock_gmii" = TIMEGRP "clk_tx_gmii" ; 
TIMEGRP "tx_clock_core" = TIMEGRP "clk_tx_core" ; 
TS_J_TO_J = MAXDELAY FROM TIMEGRP "J_CLK" TO TIMEGRP "J_CLK" 30 nS  ; 
TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 nS  ; 
TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 nS  ; 
PATH "FROM U_CLK TO D_CLK" = FROM TIMEGRP "U_CLK" TO TIMEGRP "D_CLK" ; 
PATH "FROM U_CLK TO D_CLK"  TIG ;
PATH "FROM J_CLK TO D_CLK" = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK" ; 
PATH "FROM J_CLK TO D_CLK"  TIG ;
PATH "FROM D_CLK TO J_CLK" = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK" ; 
PATH "FROM D_CLK TO J_CLK"  TIG ;
TS_clk100 = PERIOD TIMEGRP "clk100"  10 nS   HIGH 50.000000 % ;
TS_rx_clk = PERIOD TIMEGRP "rx_clock"  8 nS   HIGH 50.000000 % ;
TS_rx_clk_core = PERIOD TIMEGRP "rx_clock_core"  8 nS   HIGH 50.000000 % ;
TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock_gmii"  8 nS   HIGH 50.000000 % ;
TS_tx_clk_core = PERIOD TIMEGRP "tx_clock_core"  8 nS   HIGH 50.000000 % ;
TS_camclk = PERIOD TIMEGRP "camclk" TS_clk100 * 1.000000  HIGH 50.000 % ;
PIN "U_icon_pro/icon_pro/u_icon/i_yes_bscan/u_bs/i_v2/u_bs_pins<5>" = BEL 
"U_icon_pro/icon_pro/u_icon/i_yes_bscan/u_bs/i_v2/u_bs" NET 
"U_icon_pro/ishift_out" ;
PIN "U_icon_pro/icon_pro/u_icon/i_yes_bscan/u_bs/i_v2/u_bs_pins<5>"  TIG ;
SCHEMATIC END ;
