#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Oct 28 13:37:39 2021
# Process ID: 17300
# Current directory: E:/Electronic_workplace/NutShell/NutShell/NutShell.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: E:/Electronic_workplace/NutShell/NutShell/NutShell.runs/synth_1/Top.vds
# Journal file: E:/Electronic_workplace/NutShell/NutShell/NutShell.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9268 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 354.379 ; gain = 111.363
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [E:/Electronic_workplace/NutShell/build/TopMain.v:26330]
INFO: [Synth 8-638] synthesizing module 'NutShell' [E:/Electronic_workplace/NutShell/build/TopMain.v:24164]
INFO: [Synth 8-638] synthesizing module 'NutCore' [E:/Electronic_workplace/NutShell/build/TopMain.v:15250]
INFO: [Synth 8-638] synthesizing module 'Frontend_inorder' [E:/Electronic_workplace/NutShell/build/TopMain.v:2538]
INFO: [Synth 8-638] synthesizing module 'IFU_inorder' [E:/Electronic_workplace/NutShell/build/TopMain.v:471]
INFO: [Synth 8-638] synthesizing module 'BPU_inorder' [E:/Electronic_workplace/NutShell/build/TopMain.v:178]
INFO: [Synth 8-638] synthesizing module 'SRAMTemplate' [E:/Electronic_workplace/NutShell/build/TopMain.v:49]
INFO: [Synth 8-638] synthesizing module 'array' [E:/Electronic_workplace/NutShell/build/TopMain.v:26772]
INFO: [Synth 8-638] synthesizing module 'array_ext' [E:/Electronic_workplace/NutShell/build/TopMain.v:26998]
WARNING: [Synth 8-6014] Unused sequential element reg_RW0_ren_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:27021]
INFO: [Synth 8-256] done synthesizing module 'array_ext' (1#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:26998]
INFO: [Synth 8-256] done synthesizing module 'array' (2#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:26772]
INFO: [Synth 8-256] done synthesizing module 'SRAMTemplate' (3#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'reqLatch_pc_reg' and it is trimmed from '39' to '11' bits. [E:/Electronic_workplace/NutShell/build/TopMain.v:330]
WARNING: [Synth 8-3936] Found unconnected internal register 'reqLatch_fuOpType_reg' and it is trimmed from '7' to '4' bits. [E:/Electronic_workplace/NutShell/build/TopMain.v:281]
INFO: [Synth 8-256] done synthesizing module 'BPU_inorder' (4#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:178]
WARNING: [Synth 8-6014] Unused sequential element _T_65_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:553]
INFO: [Synth 8-256] done synthesizing module 'IFU_inorder' (5#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:471]
INFO: [Synth 8-638] synthesizing module 'NaiveRVCAlignBuffer' [E:/Electronic_workplace/NutShell/build/TopMain.v:697]
INFO: [Synth 8-256] done synthesizing module 'NaiveRVCAlignBuffer' (6#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:697]
INFO: [Synth 8-638] synthesizing module 'IDU' [E:/Electronic_workplace/NutShell/build/TopMain.v:2097]
INFO: [Synth 8-638] synthesizing module 'Decoder' [E:/Electronic_workplace/NutShell/build/TopMain.v:1076]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (7#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:1076]
INFO: [Synth 8-638] synthesizing module 'Decoder_1' [E:/Electronic_workplace/NutShell/build/TopMain.v:2069]
INFO: [Synth 8-256] done synthesizing module 'Decoder_1' (8#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:2069]
INFO: [Synth 8-256] done synthesizing module 'IDU' (9#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:2097]
INFO: [Synth 8-638] synthesizing module 'FlushableQueue' [E:/Electronic_workplace/NutShell/build/TopMain.v:2319]
INFO: [Synth 8-256] done synthesizing module 'FlushableQueue' (10#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:2319]
INFO: [Synth 8-256] done synthesizing module 'Frontend_inorder' (11#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:2538]
INFO: [Synth 8-638] synthesizing module 'Backend_inorder' [E:/Electronic_workplace/NutShell/build/TopMain.v:6495]
INFO: [Synth 8-638] synthesizing module 'ISU' [E:/Electronic_workplace/NutShell/build/TopMain.v:3056]
INFO: [Synth 8-256] done synthesizing module 'ISU' (12#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:3056]
INFO: [Synth 8-638] synthesizing module 'EXU' [E:/Electronic_workplace/NutShell/build/TopMain.v:5942]
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/Electronic_workplace/NutShell/build/TopMain.v:3331]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:3331]
INFO: [Synth 8-638] synthesizing module 'UnpipelinedLSU' [E:/Electronic_workplace/NutShell/build/TopMain.v:3936]
INFO: [Synth 8-638] synthesizing module 'LSExecUnit' [E:/Electronic_workplace/NutShell/build/TopMain.v:3610]
WARNING: [Synth 8-6014] Unused sequential element _T_256_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:3780]
WARNING: [Synth 8-6014] Unused sequential element _T_260_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:3783]
WARNING: [Synth 8-3936] Found unconnected internal register 'addrLatch_reg' and it is trimmed from '64' to '3' bits. [E:/Electronic_workplace/NutShell/build/TopMain.v:3703]
INFO: [Synth 8-256] done synthesizing module 'LSExecUnit' (14#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:3610]
INFO: [Synth 8-638] synthesizing module 'AtomALU' [E:/Electronic_workplace/NutShell/build/TopMain.v:3894]
INFO: [Synth 8-256] done synthesizing module 'AtomALU' (15#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:3894]
INFO: [Synth 8-256] done synthesizing module 'UnpipelinedLSU' (16#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:3936]
INFO: [Synth 8-638] synthesizing module 'MDU' [E:/Electronic_workplace/NutShell/build/TopMain.v:4735]
INFO: [Synth 8-638] synthesizing module 'Multiplier' [E:/Electronic_workplace/NutShell/build/TopMain.v:4281]
INFO: [Synth 8-256] done synthesizing module 'Multiplier' (17#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:4281]
INFO: [Synth 8-638] synthesizing module 'Divider' [E:/Electronic_workplace/NutShell/build/TopMain.v:4401]
INFO: [Synth 8-256] done synthesizing module 'Divider' (18#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:4401]
INFO: [Synth 8-256] done synthesizing module 'MDU' (19#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:4735]
INFO: [Synth 8-638] synthesizing module 'CSR' [E:/Electronic_workplace/NutShell/build/TopMain.v:4896]
WARNING: [Synth 8-6014] Unused sequential element lr_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:5875]
INFO: [Synth 8-256] done synthesizing module 'CSR' (20#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:4896]
INFO: [Synth 8-638] synthesizing module 'MOU' [E:/Electronic_workplace/NutShell/build/TopMain.v:5924]
INFO: [Synth 8-256] done synthesizing module 'MOU' (21#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:5924]
INFO: [Synth 8-256] done synthesizing module 'EXU' (22#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:5942]
INFO: [Synth 8-638] synthesizing module 'WBU' [E:/Electronic_workplace/NutShell/build/TopMain.v:6452]
INFO: [Synth 8-256] done synthesizing module 'WBU' (23#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:6452]
INFO: [Synth 8-256] done synthesizing module 'Backend_inorder' (24#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:6495]
INFO: [Synth 8-638] synthesizing module 'SimpleBusCrossbarNto1' [E:/Electronic_workplace/NutShell/build/TopMain.v:7513]
INFO: [Synth 8-638] synthesizing module 'LockingArbiter' [E:/Electronic_workplace/NutShell/build/TopMain.v:7406]
INFO: [Synth 8-256] done synthesizing module 'LockingArbiter' (25#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:7406]
INFO: [Synth 8-256] done synthesizing module 'SimpleBusCrossbarNto1' (26#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:7513]
INFO: [Synth 8-638] synthesizing module 'SimpleBusCrossbarNto1_1' [E:/Electronic_workplace/NutShell/build/TopMain.v:7889]
INFO: [Synth 8-638] synthesizing module 'LockingArbiter_1' [E:/Electronic_workplace/NutShell/build/TopMain.v:7746]
INFO: [Synth 8-256] done synthesizing module 'LockingArbiter_1' (27#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:7746]
INFO: [Synth 8-256] done synthesizing module 'SimpleBusCrossbarNto1_1' (28#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:7889]
INFO: [Synth 8-638] synthesizing module 'EmbeddedTLB' [E:/Electronic_workplace/NutShell/build/TopMain.v:9007]
INFO: [Synth 8-638] synthesizing module 'EmbeddedTLBExec' [E:/Electronic_workplace/NutShell/build/TopMain.v:8176]
INFO: [Synth 8-256] done synthesizing module 'EmbeddedTLBExec' (29#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:8176]
INFO: [Synth 8-638] synthesizing module 'EmbeddedTLBMD' [E:/Electronic_workplace/NutShell/build/TopMain.v:8852]
WARNING: [Synth 8-4767] Trying to implement RAM 'tlbmd_0_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "tlbmd_0_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'tlbmd_1_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "tlbmd_1_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'tlbmd_2_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "tlbmd_2_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'tlbmd_3_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "tlbmd_3_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'EmbeddedTLBMD' (30#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:8852]
INFO: [Synth 8-256] done synthesizing module 'EmbeddedTLB' (31#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:9007]
INFO: [Synth 8-638] synthesizing module 'Cache' [E:/Electronic_workplace/NutShell/build/TopMain.v:10967]
INFO: [Synth 8-638] synthesizing module 'CacheStage1' [E:/Electronic_workplace/NutShell/build/TopMain.v:9278]
INFO: [Synth 8-256] done synthesizing module 'CacheStage1' (32#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:9278]
INFO: [Synth 8-638] synthesizing module 'CacheStage2' [E:/Electronic_workplace/NutShell/build/TopMain.v:9324]
INFO: [Synth 8-256] done synthesizing module 'CacheStage2' (33#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:9324]
INFO: [Synth 8-638] synthesizing module 'CacheStage3' [E:/Electronic_workplace/NutShell/build/TopMain.v:9674]
INFO: [Synth 8-638] synthesizing module 'Arbiter' [E:/Electronic_workplace/NutShell/build/TopMain.v:9628]
INFO: [Synth 8-256] done synthesizing module 'Arbiter' (34#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:9628]
INFO: [Synth 8-638] synthesizing module 'Arbiter_1' [E:/Electronic_workplace/NutShell/build/TopMain.v:9653]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_1' (35#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:9653]
INFO: [Synth 8-256] done synthesizing module 'CacheStage3' (36#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:9674]
INFO: [Synth 8-638] synthesizing module 'SRAMTemplateWithArbiter' [E:/Electronic_workplace/NutShell/build/TopMain.v:10378]
INFO: [Synth 8-638] synthesizing module 'SRAMTemplate_1' [E:/Electronic_workplace/NutShell/build/TopMain.v:10207]
INFO: [Synth 8-638] synthesizing module 'array_0' [E:/Electronic_workplace/NutShell/build/TopMain.v:26801]
INFO: [Synth 8-638] synthesizing module 'array_0_ext' [E:/Electronic_workplace/NutShell/build/TopMain.v:27047]
WARNING: [Synth 8-6014] Unused sequential element reg_RW0_ren_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:27071]
INFO: [Synth 8-256] done synthesizing module 'array_0_ext' (37#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:27047]
INFO: [Synth 8-256] done synthesizing module 'array_0' (38#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:26801]
INFO: [Synth 8-256] done synthesizing module 'SRAMTemplate_1' (39#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:10207]
INFO: [Synth 8-638] synthesizing module 'Arbiter_2' [E:/Electronic_workplace/NutShell/build/TopMain.v:10366]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_2' (40#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:10366]
INFO: [Synth 8-256] done synthesizing module 'SRAMTemplateWithArbiter' (41#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:10378]
INFO: [Synth 8-638] synthesizing module 'SRAMTemplateWithArbiter_1' [E:/Electronic_workplace/NutShell/build/TopMain.v:10733]
INFO: [Synth 8-638] synthesizing module 'SRAMTemplate_2' [E:/Electronic_workplace/NutShell/build/TopMain.v:10647]
INFO: [Synth 8-638] synthesizing module 'array_1' [E:/Electronic_workplace/NutShell/build/TopMain.v:26850]
INFO: [Synth 8-638] synthesizing module 'array_1_ext' [E:/Electronic_workplace/NutShell/build/TopMain.v:27099]
WARNING: [Synth 8-6014] Unused sequential element reg_RW0_ren_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:27123]
INFO: [Synth 8-256] done synthesizing module 'array_1_ext' (42#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:27099]
INFO: [Synth 8-256] done synthesizing module 'array_1' (43#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:26850]
INFO: [Synth 8-256] done synthesizing module 'SRAMTemplate_2' (44#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:10647]
INFO: [Synth 8-638] synthesizing module 'Arbiter_3' [E:/Electronic_workplace/NutShell/build/TopMain.v:10715]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_3' (45#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:10715]
INFO: [Synth 8-256] done synthesizing module 'SRAMTemplateWithArbiter_1' (46#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:10733]
INFO: [Synth 8-638] synthesizing module 'Arbiter_4' [E:/Electronic_workplace/NutShell/build/TopMain.v:10952]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_4' (47#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:10952]
INFO: [Synth 8-256] done synthesizing module 'Cache' (48#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:10967]
INFO: [Synth 8-638] synthesizing module 'EmbeddedTLB_1' [E:/Electronic_workplace/NutShell/build/TopMain.v:12702]
INFO: [Synth 8-638] synthesizing module 'EmbeddedTLBExec_1' [E:/Electronic_workplace/NutShell/build/TopMain.v:11801]
INFO: [Synth 8-256] done synthesizing module 'EmbeddedTLBExec_1' (49#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:11801]
INFO: [Synth 8-638] synthesizing module 'EmbeddedTLBEmpty_1' [E:/Electronic_workplace/NutShell/build/TopMain.v:12509]
INFO: [Synth 8-256] done synthesizing module 'EmbeddedTLBEmpty_1' (50#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:12509]
INFO: [Synth 8-638] synthesizing module 'EmbeddedTLBMD_1' [E:/Electronic_workplace/NutShell/build/TopMain.v:12533]
INFO: [Synth 8-256] done synthesizing module 'EmbeddedTLBMD_1' (51#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:12533]
INFO: [Synth 8-256] done synthesizing module 'EmbeddedTLB_1' (52#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:12702]
INFO: [Synth 8-638] synthesizing module 'Cache_1' [E:/Electronic_workplace/NutShell/build/TopMain.v:14274]
INFO: [Synth 8-638] synthesizing module 'CacheStage1_1' [E:/Electronic_workplace/NutShell/build/TopMain.v:13136]
INFO: [Synth 8-256] done synthesizing module 'CacheStage1_1' (53#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:13136]
INFO: [Synth 8-638] synthesizing module 'CacheStage2_1' [E:/Electronic_workplace/NutShell/build/TopMain.v:13191]
INFO: [Synth 8-256] done synthesizing module 'CacheStage2_1' (54#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:13191]
INFO: [Synth 8-638] synthesizing module 'CacheStage3_1' [E:/Electronic_workplace/NutShell/build/TopMain.v:13504]
INFO: [Synth 8-256] done synthesizing module 'CacheStage3_1' (55#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:13504]
INFO: [Synth 8-638] synthesizing module 'Arbiter_9' [E:/Electronic_workplace/NutShell/build/TopMain.v:14240]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_9' (56#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:14240]
INFO: [Synth 8-256] done synthesizing module 'Cache_1' (57#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:14274]
INFO: [Synth 8-256] done synthesizing module 'NutCore' (58#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:15250]
INFO: [Synth 8-638] synthesizing module 'CoherenceManager' [E:/Electronic_workplace/NutShell/build/TopMain.v:19236]
INFO: [Synth 8-256] done synthesizing module 'CoherenceManager' (59#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:19236]
INFO: [Synth 8-638] synthesizing module 'AXI42SimpleBusConverter' [E:/Electronic_workplace/NutShell/build/TopMain.v:19459]
INFO: [Synth 8-256] done synthesizing module 'AXI42SimpleBusConverter' (60#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:19459]
INFO: [Synth 8-638] synthesizing module 'Prefetcher' [E:/Electronic_workplace/NutShell/build/TopMain.v:19823]
INFO: [Synth 8-256] done synthesizing module 'Prefetcher' (61#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:19823]
INFO: [Synth 8-638] synthesizing module 'Cache_2' [E:/Electronic_workplace/NutShell/build/TopMain.v:21815]
INFO: [Synth 8-638] synthesizing module 'CacheStage1_2' [E:/Electronic_workplace/NutShell/build/TopMain.v:19953]
INFO: [Synth 8-256] done synthesizing module 'CacheStage1_2' (62#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:19953]
INFO: [Synth 8-638] synthesizing module 'CacheStage2_2' [E:/Electronic_workplace/NutShell/build/TopMain.v:20005]
INFO: [Synth 8-256] done synthesizing module 'CacheStage2_2' (63#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:20005]
INFO: [Synth 8-638] synthesizing module 'CacheStage3_2' [E:/Electronic_workplace/NutShell/build/TopMain.v:20360]
INFO: [Synth 8-638] synthesizing module 'Arbiter_10' [E:/Electronic_workplace/NutShell/build/TopMain.v:20315]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_10' (64#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:20315]
INFO: [Synth 8-638] synthesizing module 'Arbiter_11' [E:/Electronic_workplace/NutShell/build/TopMain.v:20339]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_11' (65#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:20339]
INFO: [Synth 8-256] done synthesizing module 'CacheStage3_2' (66#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:20360]
INFO: [Synth 8-638] synthesizing module 'SRAMTemplateWithArbiter_4' [E:/Electronic_workplace/NutShell/build/TopMain.v:21241]
INFO: [Synth 8-638] synthesizing module 'SRAMTemplate_5' [E:/Electronic_workplace/NutShell/build/TopMain.v:21070]
INFO: [Synth 8-638] synthesizing module 'array_2' [E:/Electronic_workplace/NutShell/build/TopMain.v:26899]
INFO: [Synth 8-638] synthesizing module 'array_2_ext' [E:/Electronic_workplace/NutShell/build/TopMain.v:27151]
WARNING: [Synth 8-6014] Unused sequential element reg_RW0_ren_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:27175]
INFO: [Synth 8-256] done synthesizing module 'array_2_ext' (67#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:27151]
INFO: [Synth 8-256] done synthesizing module 'array_2' (68#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:26899]
INFO: [Synth 8-256] done synthesizing module 'SRAMTemplate_5' (69#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:21070]
INFO: [Synth 8-638] synthesizing module 'Arbiter_12' [E:/Electronic_workplace/NutShell/build/TopMain.v:21229]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_12' (70#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:21229]
INFO: [Synth 8-256] done synthesizing module 'SRAMTemplateWithArbiter_4' (71#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:21241]
INFO: [Synth 8-638] synthesizing module 'SRAMTemplateWithArbiter_5' [E:/Electronic_workplace/NutShell/build/TopMain.v:21596]
INFO: [Synth 8-638] synthesizing module 'SRAMTemplate_6' [E:/Electronic_workplace/NutShell/build/TopMain.v:21510]
INFO: [Synth 8-638] synthesizing module 'array_3' [E:/Electronic_workplace/NutShell/build/TopMain.v:26948]
INFO: [Synth 8-638] synthesizing module 'array_3_ext' [E:/Electronic_workplace/NutShell/build/TopMain.v:27203]
WARNING: [Synth 8-6014] Unused sequential element reg_RW0_ren_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:27227]
INFO: [Synth 8-256] done synthesizing module 'array_3_ext' (72#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:27203]
INFO: [Synth 8-256] done synthesizing module 'array_3' (73#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:26948]
INFO: [Synth 8-256] done synthesizing module 'SRAMTemplate_6' (74#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:21510]
INFO: [Synth 8-638] synthesizing module 'Arbiter_13' [E:/Electronic_workplace/NutShell/build/TopMain.v:21578]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_13' (75#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:21578]
INFO: [Synth 8-256] done synthesizing module 'SRAMTemplateWithArbiter_5' (76#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:21596]
INFO: [Synth 8-256] done synthesizing module 'Cache_2' (77#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:21815]
INFO: [Synth 8-638] synthesizing module 'SimpleBusAddressMapper' [E:/Electronic_workplace/NutShell/build/TopMain.v:22707]
INFO: [Synth 8-256] done synthesizing module 'SimpleBusAddressMapper' (78#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:22707]
INFO: [Synth 8-638] synthesizing module 'SimpleBus2AXI4Converter' [E:/Electronic_workplace/NutShell/build/TopMain.v:22734]
INFO: [Synth 8-256] done synthesizing module 'SimpleBus2AXI4Converter' (79#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:22734]
INFO: [Synth 8-638] synthesizing module 'SimpleBusCrossbar1toN' [E:/Electronic_workplace/NutShell/build/TopMain.v:22904]
INFO: [Synth 8-256] done synthesizing module 'SimpleBusCrossbar1toN' (80#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:22904]
INFO: [Synth 8-638] synthesizing module 'SimpleBus2AXI4Converter_1' [E:/Electronic_workplace/NutShell/build/TopMain.v:23115]
INFO: [Synth 8-256] done synthesizing module 'SimpleBus2AXI4Converter_1' (81#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:23115]
INFO: [Synth 8-638] synthesizing module 'AXI4CLINT' [E:/Electronic_workplace/NutShell/build/TopMain.v:23294]
INFO: [Synth 8-256] done synthesizing module 'AXI4CLINT' (82#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:23294]
INFO: [Synth 8-638] synthesizing module 'SimpleBus2AXI4Converter_2' [E:/Electronic_workplace/NutShell/build/TopMain.v:23557]
INFO: [Synth 8-256] done synthesizing module 'SimpleBus2AXI4Converter_2' (83#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:23557]
INFO: [Synth 8-638] synthesizing module 'AXI4PLIC' [E:/Electronic_workplace/NutShell/build/TopMain.v:23714]
INFO: [Synth 8-256] done synthesizing module 'AXI4PLIC' (84#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:23714]
INFO: [Synth 8-256] done synthesizing module 'NutShell' (85#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:24164]
INFO: [Synth 8-638] synthesizing module 'AXI4VGA' [E:/Electronic_workplace/NutShell/build/TopMain.v:26025]
INFO: [Synth 8-638] synthesizing module 'VGACtrl' [E:/Electronic_workplace/NutShell/build/TopMain.v:25527]
INFO: [Synth 8-256] done synthesizing module 'VGACtrl' (86#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:25527]
INFO: [Synth 8-638] synthesizing module 'AXI4RAM' [E:/Electronic_workplace/NutShell/build/TopMain.v:25663]
INFO: [Synth 8-256] done synthesizing module 'AXI4RAM' (87#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:25663]
INFO: [Synth 8-256] done synthesizing module 'AXI4VGA' (88#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:26025]
INFO: [Synth 8-256] done synthesizing module 'Top' (89#1) [E:/Electronic_workplace/NutShell/build/TopMain.v:26330]
WARNING: [Synth 8-3331] design AXI4RAM has unconnected port io_in_r_ready
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[31]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[30]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[29]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[28]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[27]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[26]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[25]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[24]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[23]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[22]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[21]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[20]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[19]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[18]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[17]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[16]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[15]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[14]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[13]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[12]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[11]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[10]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[9]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[8]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[7]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[6]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[5]
WARNING: [Synth 8-3331] design VGACtrl has unconnected port io_in_ar_bits_addr[4]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_aw_bits_prot[2]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_aw_bits_prot[1]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_aw_bits_prot[0]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[31]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[30]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[29]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[28]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[27]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[26]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[25]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[24]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[23]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[22]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[21]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[20]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[19]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[18]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[17]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[16]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[15]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[14]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[13]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[12]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[11]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[10]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[9]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[8]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[7]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[6]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[5]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[4]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[3]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[2]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[1]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_addr[0]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_prot[2]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_prot[1]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_fb_ar_bits_prot[0]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[31]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[30]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[29]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[28]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[27]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[26]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[25]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[24]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[23]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[22]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[21]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[20]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[19]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[18]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[17]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[16]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[15]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[14]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[13]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[12]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[11]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[10]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[9]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[8]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[7]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[6]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[5]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[4]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[3]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[2]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[1]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_addr[0]
WARNING: [Synth 8-3331] design AXI4VGA has unconnected port io_in_ctrl_aw_bits_prot[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 535.875 ; gain = 292.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 535.875 ; gain = 292.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 535.875 ; gain = 292.859
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [Synth 8-6014] Unused sequential element resetSet_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:81]
WARNING: [Synth 8-6014] Unused sequential element value_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:292]
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_119" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_991" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_933" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1234" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_879" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_878" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_877" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_876" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_875" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_874" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_873" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_903" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_902" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_901" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_900" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_899" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_898" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_897" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_191" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_66" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_44" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shiftReg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element perfCnts_0_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:5126]
INFO: [Synth 8-5544] ROM "priviledgeMode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mstatus0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1025" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1089" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_227" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_227" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hitWBStore" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "missMaskStore" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_39" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_39" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element resetSet_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:10253]
INFO: [Synth 8-5544] ROM "_T_227" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_227" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hitWBStore" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "missMaskStore" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element resetSet_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:12587]
INFO: [Synth 8-5544] ROM "_T_39" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_39" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_286" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_154" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_186" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_187" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_6_0_cf_instr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_6_1_cf_instr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_6_2_cf_instr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_6_3_cf_instr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_39" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_39" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_285" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_292" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_154" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element resetSet_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:21116]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:23368]
INFO: [Synth 8-5544] ROM "inHandle_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inHandle_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inHandle_3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inHandle_4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inHandle_5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inHandle_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inHandle_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inHandle_3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inHandle_4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inHandle_5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element _T_92_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:25879]
WARNING: [Synth 8-6014] Unused sequential element hCounter_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:26117]
WARNING: [Synth 8-6014] Unused sequential element vCounter_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:26120]
WARNING: [Synth 8-6014] Unused sequential element fbPixelAddrV0_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:26139]
WARNING: [Synth 8-6014] Unused sequential element fbPixelAddrV1_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:26143]
INFO: [Synth 8-3971] The signal pht_reg was recognized as a true dual port RAM template.
Block RAM ram_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.byte width (21) is not a multiple of 8(data_only) or 9(data + parity)Block RAM ram_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.byte width (64) is too high. Maximum supported byte width = 32 (data_only) or 36 (data + parity)Block RAM ram_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.byte width (19) is not a multiple of 8(data_only) or 9(data + parity)Block RAM ram_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.byte width (64) is too high. Maximum supported byte width = 32 (data_only) or 36 (data + parity)---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 653.074 ; gain = 410.059
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |NutCore__GB0  |           1|     30253|
|2     |NutCore__GB1  |           1|     15546|
|3     |NutCore__GB2  |           1|     37271|
|4     |NutShell__GC0 |           1|     15328|
|5     |AXI4VGA       |           1|       826|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 8     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     39 Bit       Adders := 11    
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 18    
	   2 Input      2 Bit       Adders := 9     
+---XORs : 
	   2 Input     64 Bit         XORs := 4     
	   2 Input     32 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 5     
+---Registers : 
	              130 Bit    Registers := 3     
	              129 Bit    Registers := 1     
	              121 Bit    Registers := 12    
	               87 Bit    Registers := 3     
	               73 Bit    Registers := 1     
	               65 Bit    Registers := 3     
	               64 Bit    Registers := 127   
	               40 Bit    Registers := 2     
	               39 Bit    Registers := 24    
	               32 Bit    Registers := 23    
	               27 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 18    
	               18 Bit    Registers := 5     
	               17 Bit    Registers := 9     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 17    
	                4 Bit    Registers := 34    
	                3 Bit    Registers := 34    
	                2 Bit    Registers := 21    
	                1 Bit    Registers := 278   
+---Multipliers : 
	                65x65  Multipliers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
	             468K Bit         RAMs := 8     
	             256K Bit         RAMs := 2     
	              38K Bit         RAMs := 1     
	              36K Bit         RAMs := 1     
	              10K Bit         RAMs := 2     
	               1K Bit         RAMs := 4     
	             1024 Bit         RAMs := 1     
	              624 Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
	              156 Bit         RAMs := 2     
	               16 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 18    
	   4 Input    129 Bit        Muxes := 1     
	   2 Input    129 Bit        Muxes := 1     
	   2 Input     94 Bit        Muxes := 8     
	   2 Input     87 Bit        Muxes := 2     
	   2 Input     84 Bit        Muxes := 12    
	   2 Input     76 Bit        Muxes := 6     
	   2 Input     73 Bit        Muxes := 7     
	   2 Input     65 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 254   
	   4 Input     64 Bit        Muxes := 6     
	   5 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 6     
	   2 Input     39 Bit        Muxes := 22    
	   4 Input     39 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 42    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     21 Bit        Muxes := 10    
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 41    
	   2 Input     18 Bit        Muxes := 16    
	   4 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 19    
	   2 Input     16 Bit        Muxes := 6     
	   5 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 11    
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 11    
	   4 Input      7 Bit        Muxes := 1     
	 124 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 24    
	   4 Input      5 Bit        Muxes := 3     
	  34 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 126   
	   4 Input      4 Bit        Muxes := 6     
	   5 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 12    
	   8 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	 124 Input      4 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	  34 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 94    
	   5 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 13    
	   4 Input      3 Bit        Muxes := 8     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	 126 Input      3 Bit        Muxes := 1     
	  33 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 133   
	   3 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 295   
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ISU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
	   2 Input     39 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               39 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     39 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module LSExecUnit 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module AtomALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 13    
Module UnpipelinedLSU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Multiplier 
Detailed RTL Component Info : 
+---Registers : 
	              130 Bit    Registers := 3     
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                65x65  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   3 Input     64 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              129 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    129 Bit        Muxes := 1     
	   2 Input    129 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 80    
	   2 Input      1 Bit        Muxes := 2     
Module MDU 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 3     
Module CSR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     39 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 30    
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 61    
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 5     
	   5 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 21    
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
Module MOU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     39 Bit       Adders := 1     
Module EXU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module Backend_inorder 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	               39 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module EmbeddedTLBExec_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     94 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 5     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
Module EmbeddedTLBMD_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module EmbeddedTLB_1 
Detailed RTL Component Info : 
+---Registers : 
	              121 Bit    Registers := 4     
	               64 Bit    Registers := 2     
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module CacheStage2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Arbiter__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Arbiter_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module CacheStage3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 11    
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 8     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module array_0_ext__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     84 Bit        Muxes := 6     
	   2 Input     21 Bit        Muxes := 1     
Module SRAMTemplate_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module SRAMTemplateWithArbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module array_1_ext__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 6     
	   2 Input     64 Bit        Muxes := 1     
Module SRAMTemplate_2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module Arbiter_3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module SRAMTemplateWithArbiter_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 16    
Module Cache 
Detailed RTL Component Info : 
+---Registers : 
	               87 Bit    Registers := 2     
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 2     
	               19 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module EmbeddedTLBExec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     94 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 6     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 1     
Module EmbeddedTLBMD 
Detailed RTL Component Info : 
+---Registers : 
	              121 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module EmbeddedTLB 
Detailed RTL Component Info : 
+---Registers : 
	              121 Bit    Registers := 4     
	               87 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     87 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module LockingArbiter_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SimpleBusCrossbarNto1_1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module CacheStage2_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Arbiter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Arbiter_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module CacheStage3_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
+---Registers : 
	               64 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 11    
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 19    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 20    
	   3 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module array_0_ext 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     84 Bit        Muxes := 6     
	   2 Input     21 Bit        Muxes := 1     
Module SRAMTemplate_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module SRAMTemplateWithArbiter 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module array_1_ext 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 6     
	   2 Input     64 Bit        Muxes := 1     
Module SRAMTemplate_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module Arbiter_3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module SRAMTemplateWithArbiter_1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 16    
Module Arbiter_9__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Cache_1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 7     
	               32 Bit    Registers := 2     
	               19 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 13    
Module LockingArbiter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SimpleBusCrossbarNto1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
Module array_ext 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SRAMTemplate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               73 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 2     
Module BPU_inorder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     39 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	             1024 Bit         RAMs := 1     
	              624 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module IFU_inorder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     39 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module NaiveRVCAlignBuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     39 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 8     
	   4 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 2     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 22    
	 124 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 21    
	  34 Input      5 Bit        Muxes := 1     
	 124 Input      4 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	  34 Input      4 Bit        Muxes := 1     
	 126 Input      3 Bit        Muxes := 1     
	  33 Input      3 Bit        Muxes := 1     
Module FlushableQueue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
	              156 Bit         RAMs := 2     
	               16 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Frontend_inorder 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               39 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NutCore 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 8     
	               39 Bit    Registers := 8     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 76    
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   4 Input     39 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 19    
Module CoherenceManager 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module LockingArbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SimpleBusCrossbarNto1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
Module AXI42SimpleBusConverter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module Prefetcher 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CacheStage2_2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Arbiter_10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module Arbiter_11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module CacheStage3_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
+---Registers : 
	               64 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 13    
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 21    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 17    
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module array_2_ext 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              38K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     76 Bit        Muxes := 6     
	   2 Input     19 Bit        Muxes := 1     
Module SRAMTemplate_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module SRAMTemplateWithArbiter_4 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module array_3_ext 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 6     
	   2 Input     64 Bit        Muxes := 1     
Module SRAMTemplate_6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Arbiter_13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module SRAMTemplateWithArbiter_5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 16    
Module Arbiter_9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Cache_2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 7     
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 13    
Module SimpleBus2AXI4Converter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SimpleBusCrossbar1toN 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module SimpleBus2AXI4Converter_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AXI4CLINT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module SimpleBus2AXI4Converter_2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AXI4PLIC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	  34 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module SimpleBus2AXI4Converter_2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module NutShell 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module VGACtrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module AXI4RAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 5     
+---RAMs : 
	             468K Bit         RAMs := 8     
Module AXI4VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element perfCnts_0_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:5126]
WARNING: [Synth 8-3936] Found unconnected internal register 'mdu/mul/_T_6_reg' and it is trimmed from '130' to '128' bits. [E:/Electronic_workplace/NutShell/build/TopMain.v:4319]
WARNING: [Synth 8-3936] Found unconnected internal register 'mdu/mul/_T_5_reg' and it is trimmed from '130' to '128' bits. [E:/Electronic_workplace/NutShell/build/TopMain.v:4386]
WARNING: [Synth 8-3936] Found unconnected internal register 'mdu/mul/_T_4_reg' and it is trimmed from '130' to '128' bits. [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_5_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4386]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_4_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_2_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4384]
WARNING: [Synth 8-6014] Unused sequential element mdu/mul/_T_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4383]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:4385]
DSP Report: Generating DSP mdu/mul/_T_5_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: register A is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: register mdu/mul/_T_5_reg is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: register mdu/mul/_T_4_reg is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: Generating DSP mdu/mul/_T_4_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP mdu/mul/_T_4_reg.
DSP Report: register A is absorbed into DSP mdu/mul/_T_4_reg.
DSP Report: register mdu/mul/_T_4_reg is absorbed into DSP mdu/mul/_T_4_reg.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_4_reg.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_4_reg.
DSP Report: Generating DSP mdu/mul/_T_40, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP mdu/mul/_T_40.
DSP Report: register A is absorbed into DSP mdu/mul/_T_40.
DSP Report: register mdu/mul/_T_4_reg is absorbed into DSP mdu/mul/_T_40.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_40.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_40.
DSP Report: Generating DSP mdu/mul/_T_5_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: register A is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: register mdu/mul/_T_5_reg is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: register mdu/mul/_T_4_reg is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: Generating DSP mdu/mul/_T_4_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP mdu/mul/_T_4_reg.
DSP Report: register A is absorbed into DSP mdu/mul/_T_4_reg.
DSP Report: register mdu/mul/_T_4_reg is absorbed into DSP mdu/mul/_T_4_reg.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_4_reg.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_4_reg.
DSP Report: Generating DSP mdu/mul/_T_40, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP mdu/mul/_T_40.
DSP Report: register A is absorbed into DSP mdu/mul/_T_40.
DSP Report: register mdu/mul/_T_4_reg is absorbed into DSP mdu/mul/_T_40.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_40.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_40.
DSP Report: Generating DSP mdu/mul/_T_5_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: register A is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: register mdu/mul/_T_5_reg is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: register mdu/mul/_T_4_reg is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: Generating DSP mdu/mul/_T_4_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP mdu/mul/_T_4_reg.
DSP Report: register A is absorbed into DSP mdu/mul/_T_4_reg.
DSP Report: register mdu/mul/_T_4_reg is absorbed into DSP mdu/mul/_T_4_reg.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_4_reg.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_4_reg.
DSP Report: Generating DSP mdu/mul/_T_40, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register B is absorbed into DSP mdu/mul/_T_40.
DSP Report: register A is absorbed into DSP mdu/mul/_T_40.
DSP Report: register mdu/mul/_T_4_reg is absorbed into DSP mdu/mul/_T_40.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_40.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_40.
DSP Report: Generating DSP mdu/mul/_T_5_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: register A is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: register mdu/mul/_T_5_reg is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: register mdu/mul/_T_4_reg is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: Generating DSP mdu/mul/_T_4_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP mdu/mul/_T_4_reg.
DSP Report: register A is absorbed into DSP mdu/mul/_T_4_reg.
DSP Report: register mdu/mul/_T_4_reg is absorbed into DSP mdu/mul/_T_4_reg.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_4_reg.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_4_reg.
DSP Report: Generating DSP mdu/mul/_T_40, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register B is absorbed into DSP mdu/mul/_T_40.
DSP Report: register A is absorbed into DSP mdu/mul/_T_40.
DSP Report: register mdu/mul/_T_4_reg is absorbed into DSP mdu/mul/_T_40.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_40.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_40.
DSP Report: Generating DSP mdu/mul/_T_5_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: register A is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: register mdu/mul/_T_5_reg is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: register mdu/mul/_T_4_reg is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: Generating DSP mdu/mul/_T_4_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP mdu/mul/_T_4_reg.
DSP Report: register A is absorbed into DSP mdu/mul/_T_4_reg.
DSP Report: register mdu/mul/_T_4_reg is absorbed into DSP mdu/mul/_T_4_reg.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_4_reg.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_4_reg.
DSP Report: Generating DSP mdu/mul/_T_40, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register B is absorbed into DSP mdu/mul/_T_40.
DSP Report: register A is absorbed into DSP mdu/mul/_T_40.
DSP Report: register mdu/mul/_T_4_reg is absorbed into DSP mdu/mul/_T_40.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_40.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_40.
DSP Report: Generating DSP mdu/mul/_T_5_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register B is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: register A is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: register mdu/mul/_T_5_reg is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: register mdu/mul/_T_4_reg is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_5_reg.
DSP Report: operator mdu/mul/_T_40 is absorbed into DSP mdu/mul/_T_5_reg.
WARNING: [Synth 8-6014] Unused sequential element ram/resetSet_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:10253]
WARNING: [Synth 8-6014] Unused sequential element EmbeddedTLB_1/mdTLB/resetSet_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:12587]
WARNING: [Synth 8-6014] Unused sequential element ram/resetSet_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:10253]
WARNING: [Synth 8-6014] Unused sequential element bp1/btb/resetSet_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:81]
WARNING: [Synth 8-6014] Unused sequential element bp1/value_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:292]
WARNING: [Synth 8-6014] Unused sequential element ram/resetSet_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:21116]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:23368]
WARNING: [Synth 8-6014] Unused sequential element hCounter_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:26117]
WARNING: [Synth 8-6014] Unused sequential element vCounter_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:26120]
WARNING: [Synth 8-6014] Unused sequential element fbPixelAddrV0_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:26139]
WARNING: [Synth 8-6014] Unused sequential element fbPixelAddrV1_reg was removed.  [E:/Electronic_workplace/NutShell/build/TopMain.v:26143]
INFO: [Synth 8-3971] The signal frontend/ifu/bp1/pht_reg was recognized as a true dual port RAM template.
Block RAM ram/array/array_0_ext/ram_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.byte width (21) is not a multiple of 8(data_only) or 9(data + parity)Block RAM ram/array/array_1_ext/ram_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.byte width (64) is too high. Maximum supported byte width = 32 (data_only) or 36 (data + parity)Block RAM ram/array/array_0_ext/ram_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.byte width (21) is not a multiple of 8(data_only) or 9(data + parity)Block RAM ram/array/array_1_ext/ram_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.byte width (64) is too high. Maximum supported byte width = 32 (data_only) or 36 (data + parity)Block RAM ram/array/array_2_ext/ram_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.byte width (19) is not a multiple of 8(data_only) or 9(data + parity)Block RAM ram/array/array_3_ext/ram_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.byte width (64) is too high. Maximum supported byte width = 32 (data_only) or 36 (data + parity)RAM Pipeline Warning: Read Address Register Found For RAM ram/array/array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/array/array_1_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/array/array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/array/array_1_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/ifu/bp1/btb/array/array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/array/array_2_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/array/array_3_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Backend_inorder/exu /\mdu/div /\aValx2Reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[16]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[16]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[20]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[20]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[21]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[21]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[22]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[22]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[23]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[23]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[24]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[24]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[25]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[25]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[26]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[26]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[27]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[27]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[28]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[28]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[29]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[29]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[30]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[30]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[31]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[31]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[32]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[32]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[33]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[33]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[34]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[34]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[35]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[35]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[36]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[36]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[37]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[37]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[38]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[38]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[39]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[39]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[40]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[40]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[41]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[41]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[42]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[42]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[43]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[43]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[44]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[44]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[45]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[45]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[46]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[46]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[47]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[47]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[48]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[48]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[49]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[49]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[50]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[50]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[51]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[51]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[52]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[52]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[53]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[53]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[54]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[54]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[55]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[55]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[56]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[56]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[57]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[57]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[58]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[58]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[59]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[59]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[63]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[63]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[19]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[19]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[18]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[18]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[17]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[60]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[17]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[15]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[13]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[14]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Backend_inorder/exu /csr/\medeleg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Backend_inorder/exu /csr/\medeleg_reg[10] )
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[12]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[61]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[61]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[62]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[62]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[60]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/medeleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[60]' (FDRE) to 'nutcorei_0/Backend_inorder/exu/csr/mideleg_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Backend_inorder/isu/_T_20_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Backend_inorder/exu /csr/\mideleg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Backend_inorder/exu /csr/\mideleg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Backend_inorder/exu /csr/\mideleg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Backend_inorder/exu /csr/\mideleg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Backend_inorder/exu /csr/\mideleg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Backend_inorder/exu /csr/\mideleg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Backend_inorder/exu /csr/\mipReg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Backend_inorder/exu /csr/\mideleg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Backend_inorder/exu /csr/\medeleg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Backend_inorder/exu /csr/\mideleg_reg[0] )
WARNING: [Synth 8-3332] Sequential element (aValx2Reg_reg[0]) is unused and will be removed from module Divider.
WARNING: [Synth 8-3332] Sequential element (mideleg_reg[0]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (medeleg_reg[10]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[63]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[62]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[61]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[60]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[59]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[58]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[57]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[56]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[55]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[54]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[53]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[52]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[51]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[50]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[49]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[48]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[47]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[46]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[45]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[44]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[43]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[42]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[41]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[40]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[39]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[38]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[37]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[36]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[35]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[34]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[33]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[32]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[31]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[30]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[29]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[28]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[27]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[26]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[25]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[24]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[23]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[22]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[21]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[20]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[19]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[18]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[17]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[16]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[15]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[14]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[13]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[12]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[11]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mipReg_reg[7]) is unused and will be removed from module CSR.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[47]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[46]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[45]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[44]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[43]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[42]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[41]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[40]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[39]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[38]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[37]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[36]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[35]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[34]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[33]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[32]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[31]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[30]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[29]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[28]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[27]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[26]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[25]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[24]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[23]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[22]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[21]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[20]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[19]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[18]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[17]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[47]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[46]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[45]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[44]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[43]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[42]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[41]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[40]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[39]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[38]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[37]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/_T_5_reg[36]__0) is unused and will be removed from module EXU.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\EmbeddedTLB_1/tlbExec /\hitWBStore_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\EmbeddedTLB_1/tlbExec /\memRespStore_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\EmbeddedTLB/tlbExec /\hitWBStore_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\EmbeddedTLB/tlbExec /\memRespStore_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EmbeddedTLB_1/tlbExec /\hitWBStore_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EmbeddedTLB/tlbExec /\hitWBStore_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EmbeddedTLB_1/tlbExec /\hitWBStore_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EmbeddedTLB/tlbExec /\hitWBStore_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EmbeddedTLB_1/tlbExec /\hitWBStore_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EmbeddedTLB/tlbExec /\hitWBStore_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EmbeddedTLB_1/tlbExec /\hitWBStore_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EmbeddedTLB/tlbExec /\hitWBStore_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EmbeddedTLB_1/tlbExec /\hitWBStore_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EmbeddedTLB/tlbExec /\hitWBStore_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EmbeddedTLB_1/tlbExec /\hitWBStore_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EmbeddedTLB/tlbExec /\hitWBStore_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EmbeddedTLB_1/tlbExec /\hitWBStore_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EmbeddedTLB/tlbExec /\hitWBStore_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EmbeddedTLB_1/tlbExec /\hitWBStore_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EmbeddedTLB/tlbExec /\hitWBStore_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EmbeddedTLB_1/tlbExec /\hitWBStore_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EmbeddedTLB/tlbExec /\hitWBStore_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EmbeddedTLB_1/tlbExec /\hitWBStore_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EmbeddedTLB/tlbExec /\hitWBStore_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EmbeddedTLB_1/tlbExec /\hitWBStore_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EmbeddedTLB/tlbExec /\hitWBStore_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EmbeddedTLB_1/tlbExec /\hitWBStore_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EmbeddedTLB/tlbExec /\hitWBStore_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EmbeddedTLB_1/tlbExec /\raddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EmbeddedTLB/tlbExec /\raddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Cache/s3/\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/_T_6_brIdx_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Prefetcher/\prefetchReq_wmask_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Cache/\_T_5_req_wmask_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Cache/\_T_10_req_wmask_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 668.066 ; gain = 425.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|EXU         | (A2*B2)'            | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|EXU         | (A2*B2)'            | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|EXU         | (PCIN>>17)+(A2*B2)' | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|EXU         | (PCIN+(A2*B2)')'    | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|EXU         | (A2*B2)'            | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|EXU         | (PCIN>>17)+(A2*B2)' | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|EXU         | (PCIN+(A2*B2)')'    | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|EXU         | (A2*B2)'            | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|EXU         | PCIN+(A2*B2)'       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|EXU         | (PCIN+(A2*B2)')'    | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|EXU         | (A2*B2)'            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|EXU         | PCIN+(A2*B2)'       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|EXU         | (PCIN+(A2*B2)')'    | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|EXU         | (A2*B2)'            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|EXU         | (PCIN>>17)+(A2*B2)' | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|EXU         | (PCIN+(A2*B2)')'    | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 668.066 ; gain = 425.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 668.066 ; gain = 425.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 668.066 ; gain = 425.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 668.066 ; gain = 425.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 668.066 ; gain = 425.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 668.066 ; gain = 425.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 668.066 ; gain = 425.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 668.066 ; gain = 425.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 668.066 ; gain = 425.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2011 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 668.066 ; gain = 425.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 668.066 ; gain = 425.051
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
430 Infos, 306 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 693.906 ; gain = 463.535
INFO: [Common 17-1381] The checkpoint 'E:/Electronic_workplace/NutShell/NutShell/NutShell.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 693.906 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 28 13:38:45 2021...
