
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: reset (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_
          (removal check against rising-edge clock clk0)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ reset (in)
     2    0.01                           reset (net)
                  0.50    0.00   -0.50 ^ hold10/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.32   -0.17 ^ hold10/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net478 (net)
                  0.05    0.00   -0.17 ^ hold6/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.23    0.06 ^ hold6/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net474 (net)
                  0.04    0.00    0.06 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.24    0.29 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net469 (net)
                  0.05    0.00    0.29 ^ hold7/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.25    0.54 ^ hold7/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net475 (net)
                  0.06    0.00    0.54 ^ input98/A (sky130_fd_sc_hd__clkbuf_1)
                  0.08    0.11    0.65 ^ input98/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net98 (net)
                  0.08    0.00    0.65 ^ hold8/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.08    0.48    1.13 ^ hold8/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net476 (net)
                  0.08    0.00    1.13 ^ hold2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.21    1.34 ^ hold2/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.04                           net470 (net)
                  0.20    0.00    1.34 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_26_.out_in/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.12    1.46 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_26_.out_in/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_26_.out (net)
                  0.06    0.00    1.46 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.direct_interc_12_.out_in/A (sky130_fd_sc_hd__clkbuf_1)
                  0.11    0.13    1.59 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.direct_interc_12_.out_in/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.direct_interc_12_.out (net)
                  0.11    0.00    1.59 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_9_.out_in/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.11    1.71 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_9_.out_in/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_9_.out (net)
                  0.07    0.00    1.71 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/RESET_B (sky130_fd_sc_hd__sdfrtp_1)
                                  1.71   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.25    0.26 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk0 (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.39 ^ clkbuf_1_1__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_1_1__leaf_clk0 (net)
                  0.04    0.00    0.39 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_27_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.10    0.49 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_27_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_27_.out (net)
                  0.03    0.00    0.49 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.direct_interc_13_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.11    0.60 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.direct_interc_13_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.direct_interc_13_.out (net)
                  0.04    0.00    0.60 ^ clkbuf_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.direct_interc_13_.out/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.74 ^ clkbuf_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.direct_interc_13_.out/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.direct_interc_13_.out (net)
                  0.04    0.00    0.74 ^ clkbuf_1_1__f_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.direct_interc_13_.out/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.85 ^ clkbuf_1_1__f_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.direct_interc_13_.out/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.01                           clknet_1_1__leaf_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.direct_interc_13_.out (net)
                  0.03    0.00    0.85 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_10_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.02    0.09    0.94 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_10_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.00                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_10_.out (net)
                  0.02    0.00    0.94 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    1.04   clock uncertainty
                          0.00    1.04   clock reconvergence pessimism
                          0.30    1.34   library removal time
                                  1.34   data required time
-----------------------------------------------------------------------------
                                  1.34   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: reset (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
          (removal check against rising-edge clock clk0)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ reset (in)
     2    0.01                           reset (net)
                  0.50    0.00   -0.50 ^ hold10/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.32   -0.17 ^ hold10/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net478 (net)
                  0.05    0.00   -0.17 ^ hold6/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.23    0.06 ^ hold6/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net474 (net)
                  0.04    0.00    0.06 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.24    0.29 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net469 (net)
                  0.05    0.00    0.29 ^ hold7/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.25    0.54 ^ hold7/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net475 (net)
                  0.06    0.00    0.54 ^ input98/A (sky130_fd_sc_hd__clkbuf_1)
                  0.08    0.11    0.65 ^ input98/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net98 (net)
                  0.08    0.00    0.65 ^ hold8/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.08    0.48    1.13 ^ hold8/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net476 (net)
                  0.08    0.00    1.13 ^ hold2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.21    1.34 ^ hold2/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.04                           net470 (net)
                  0.20    0.00    1.34 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_26_.out_in/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.12    1.46 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_26_.out_in/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_26_.out (net)
                  0.06    0.00    1.46 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.direct_interc_12_.out_in/A (sky130_fd_sc_hd__clkbuf_1)
                  0.11    0.13    1.59 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.direct_interc_12_.out_in/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.direct_interc_12_.out (net)
                  0.11    0.00    1.59 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_12_.out_in/A (sky130_fd_sc_hd__clkbuf_1)
                  0.09    0.12    1.71 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_12_.out_in/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_12_.out (net)
                  0.09    0.00    1.71 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/RESET_B (sky130_fd_sc_hd__sdfrtp_1)
                                  1.71   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.25    0.26 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk0 (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.39 ^ clkbuf_1_1__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_1_1__leaf_clk0 (net)
                  0.04    0.00    0.39 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_27_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.10    0.49 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_27_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_27_.out (net)
                  0.03    0.00    0.49 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.direct_interc_13_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.11    0.60 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.direct_interc_13_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.direct_interc_13_.out (net)
                  0.04    0.00    0.60 ^ clkbuf_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.direct_interc_13_.out/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.74 ^ clkbuf_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.direct_interc_13_.out/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.direct_interc_13_.out (net)
                  0.04    0.00    0.74 ^ clkbuf_1_0__f_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.direct_interc_13_.out/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.85 ^ clkbuf_1_0__f_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.direct_interc_13_.out/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.00                           clknet_1_0__leaf_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.direct_interc_13_.out (net)
                  0.03    0.00    0.85 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_13_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.09    0.94 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_13_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.00                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_13_.out (net)
                  0.03    0.00    0.94 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    1.04   clock uncertainty
                          0.00    1.04   clock reconvergence pessimism
                          0.30    1.35   library removal time
                                  1.35   data required time
-----------------------------------------------------------------------------
                                  1.35   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)


Startpoint: reset (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_
          (removal check against rising-edge clock clk0)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ reset (in)
     2    0.01                           reset (net)
                  0.50    0.00   -0.50 ^ hold10/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.32   -0.17 ^ hold10/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net478 (net)
                  0.05    0.00   -0.17 ^ hold6/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.23    0.06 ^ hold6/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net474 (net)
                  0.04    0.00    0.06 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.24    0.29 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net469 (net)
                  0.05    0.00    0.29 ^ hold7/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.25    0.54 ^ hold7/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net475 (net)
                  0.06    0.00    0.54 ^ input98/A (sky130_fd_sc_hd__clkbuf_1)
                  0.08    0.11    0.65 ^ input98/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net98 (net)
                  0.08    0.00    0.65 ^ hold8/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.08    0.48    1.13 ^ hold8/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net476 (net)
                  0.08    0.00    1.13 ^ hold2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.21    1.34 ^ hold2/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.04                           net470 (net)
                  0.20    0.00    1.34 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_35_.out_in/A (sky130_fd_sc_hd__clkbuf_1)
                  0.10    0.14    1.49 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_35_.out_in/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_35_.out (net)
                  0.10    0.00    1.49 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_12_.out_in/A (sky130_fd_sc_hd__clkbuf_1)
                  0.14    0.16    1.65 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_12_.out_in/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_12_.out (net)
                  0.14    0.00    1.65 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_9_.out_in/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.12    1.76 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_9_.out_in/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_9_.out (net)
                  0.07    0.00    1.76 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/RESET_B (sky130_fd_sc_hd__sdfrtp_1)
                                  1.76   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.25    0.26 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk0 (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.39 ^ clkbuf_1_1__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_1_1__leaf_clk0 (net)
                  0.04    0.00    0.39 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_36_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.10    0.49 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_36_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.00                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_36_.out (net)
                  0.03    0.00    0.49 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.05    0.12    0.61 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out (net)
                  0.05    0.00    0.61 ^ clkbuf_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.75 ^ clkbuf_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out (net)
                  0.05    0.00    0.75 ^ clkbuf_1_0__f_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.87 ^ clkbuf_1_0__f_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.01                           clknet_1_0__leaf_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out (net)
                  0.03    0.00    0.87 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_10_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.09    0.96 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_10_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.00                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_10_.out (net)
                  0.03    0.00    0.96 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    1.06   clock uncertainty
                          0.00    1.06   clock reconvergence pessimism
                          0.30    1.36   library removal time
                                  1.36   data required time
-----------------------------------------------------------------------------
                                  1.36   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: reset (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
          (removal check against rising-edge clock clk0)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ reset (in)
     2    0.01                           reset (net)
                  0.50    0.00   -0.50 ^ hold10/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.32   -0.17 ^ hold10/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net478 (net)
                  0.05    0.00   -0.17 ^ hold6/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.23    0.06 ^ hold6/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net474 (net)
                  0.04    0.00    0.06 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.24    0.29 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net469 (net)
                  0.05    0.00    0.29 ^ hold7/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.25    0.54 ^ hold7/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net475 (net)
                  0.06    0.00    0.54 ^ input98/A (sky130_fd_sc_hd__clkbuf_1)
                  0.08    0.11    0.65 ^ input98/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net98 (net)
                  0.08    0.00    0.65 ^ hold8/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.08    0.48    1.13 ^ hold8/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net476 (net)
                  0.08    0.00    1.13 ^ hold2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.21    1.34 ^ hold2/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.04                           net470 (net)
                  0.20    0.00    1.34 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_35_.out_in/A (sky130_fd_sc_hd__clkbuf_1)
                  0.10    0.14    1.49 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_35_.out_in/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_35_.out (net)
                  0.10    0.00    1.49 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_12_.out_in/A (sky130_fd_sc_hd__clkbuf_1)
                  0.14    0.16    1.65 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_12_.out_in/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_12_.out (net)
                  0.14    0.00    1.65 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_12_.out_in/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.11    1.76 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_12_.out_in/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_12_.out (net)
                  0.06    0.00    1.76 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/RESET_B (sky130_fd_sc_hd__sdfrtp_1)
                                  1.76   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.25    0.26 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk0 (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.39 ^ clkbuf_1_1__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_1_1__leaf_clk0 (net)
                  0.04    0.00    0.39 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_36_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.10    0.49 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_36_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.00                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_36_.out (net)
                  0.03    0.00    0.49 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.05    0.12    0.61 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out (net)
                  0.05    0.00    0.61 ^ clkbuf_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.75 ^ clkbuf_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out (net)
                  0.05    0.00    0.75 ^ clkbuf_1_1__f_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.86 ^ clkbuf_1_1__f_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.00                           clknet_1_1__leaf_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out (net)
                  0.03    0.00    0.86 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_13_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.02    0.09    0.95 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_13_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.00                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_13_.out (net)
                  0.02    0.00    0.95 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    1.05   clock uncertainty
                          0.00    1.05   clock reconvergence pessimism
                          0.30    1.35   library removal time
                                  1.35   data required time
-----------------------------------------------------------------------------
                                  1.35   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)


Startpoint: reset (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
          (removal check against rising-edge clock clk0)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ reset (in)
     2    0.01                           reset (net)
                  0.50    0.00   -0.50 ^ hold10/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.32   -0.17 ^ hold10/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net478 (net)
                  0.05    0.00   -0.17 ^ hold6/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.23    0.06 ^ hold6/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net474 (net)
                  0.04    0.00    0.06 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.24    0.29 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net469 (net)
                  0.05    0.00    0.29 ^ hold7/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.25    0.54 ^ hold7/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net475 (net)
                  0.06    0.00    0.54 ^ input98/A (sky130_fd_sc_hd__clkbuf_1)
                  0.08    0.11    0.65 ^ input98/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net98 (net)
                  0.08    0.00    0.65 ^ hold8/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.08    0.48    1.13 ^ hold8/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net476 (net)
                  0.08    0.00    1.13 ^ hold2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.21    1.34 ^ hold2/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.04                           net470 (net)
                  0.20    0.00    1.34 ^ hold9/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.25    1.60 ^ hold9/X (sky130_fd_sc_hd__clkbuf_2)
    10    0.04                           net477 (net)
                  0.20    0.00    1.60 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_44_.out_in/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.12    1.72 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_44_.out_in/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_44_.out (net)
                  0.07    0.00    1.72 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.direct_interc_12_.out_in/A (sky130_fd_sc_hd__clkbuf_1)
                  0.09    0.12    1.84 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.direct_interc_12_.out_in/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.direct_interc_12_.out (net)
                  0.09    0.00    1.84 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_12_.out_in/A (sky130_fd_sc_hd__clkbuf_1)
                  0.09    0.12    1.96 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_12_.out_in/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_12_.out (net)
                  0.09    0.00    1.96 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/RESET_B (sky130_fd_sc_hd__sdfrtp_1)
                                  1.96   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.25    0.26 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk0 (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.39 ^ clkbuf_1_1__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_1_1__leaf_clk0 (net)
                  0.04    0.00    0.39 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_45_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.10    0.49 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_45_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.00                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_45_.out (net)
                  0.03    0.00    0.49 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.direct_interc_13_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.05    0.11    0.60 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.direct_interc_13_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.direct_interc_13_.out (net)
                  0.05    0.00    0.61 ^ clkbuf_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.direct_interc_13_.out/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.74 ^ clkbuf_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.direct_interc_13_.out/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.direct_interc_13_.out (net)
                  0.04    0.00    0.74 ^ clkbuf_1_0__f_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.direct_interc_13_.out/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.86 ^ clkbuf_1_0__f_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.direct_interc_13_.out/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.01                           clknet_1_0__leaf_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.direct_interc_13_.out (net)
                  0.03    0.00    0.86 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_13_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.10    0.96 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_13_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_13_.out (net)
                  0.03    0.00    0.96 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    1.06   clock uncertainty
                          0.00    1.06   clock reconvergence pessimism
                          0.31    1.36   library removal time
                                  1.36   data required time
-----------------------------------------------------------------------------
                                  1.36   data required time
                                 -1.96   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)


Startpoint: test_enable (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v test_enable (in)
     2    0.01                           test_enable (net)
                  0.50    0.00   -0.50 v hold13/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.36   -0.14 v hold13/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net481 (net)
                  0.04    0.00   -0.14 v hold11/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.23    0.09 v hold11/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net479 (net)
                  0.04    0.00    0.09 v hold14/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.09    0.44    0.53 v hold14/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net482 (net)
                  0.09    0.00    0.53 v input100/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.14    0.67 v input100/X (sky130_fd_sc_hd__buf_6)
     2    0.03                           net100 (net)
                  0.04    0.00    0.67 v hold12/A (sky130_fd_sc_hd__buf_8)
                  0.10    0.17    0.84 v hold12/X (sky130_fd_sc_hd__buf_8)
    32    0.13                           net480 (net)
                  0.10    0.01    0.85 v grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/SCE (sky130_fd_sc_hd__sdfrtp_1)
                                  0.85   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.25    0.26 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk0 (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.39 ^ clkbuf_1_1__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_1_1__leaf_clk0 (net)
                  0.04    0.00    0.39 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_36_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.10    0.49 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_36_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.00                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_36_.out (net)
                  0.03    0.00    0.49 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.05    0.12    0.61 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out (net)
                  0.05    0.00    0.61 ^ clkbuf_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.75 ^ clkbuf_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out (net)
                  0.05    0.00    0.75 ^ clkbuf_1_0__f_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.87 ^ clkbuf_1_0__f_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.01                           clknet_1_0__leaf_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out (net)
                  0.03    0.00    0.87 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_10_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.09    0.96 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_10_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.00                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_10_.out (net)
                  0.03    0.00    0.96 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    1.06   clock uncertainty
                          0.00    1.06   clock reconvergence pessimism
                         -0.24    0.82   library hold time
                                  0.82   data required time
-----------------------------------------------------------------------------
                                  0.82   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)


Startpoint: test_enable (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v test_enable (in)
     2    0.01                           test_enable (net)
                  0.50    0.00   -0.50 v hold13/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.36   -0.14 v hold13/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net481 (net)
                  0.04    0.00   -0.14 v hold11/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.23    0.09 v hold11/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net479 (net)
                  0.04    0.00    0.09 v hold14/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.09    0.44    0.53 v hold14/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net482 (net)
                  0.09    0.00    0.53 v input100/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.14    0.67 v input100/X (sky130_fd_sc_hd__buf_6)
     2    0.03                           net100 (net)
                  0.04    0.00    0.67 v hold12/A (sky130_fd_sc_hd__buf_8)
                  0.10    0.17    0.84 v hold12/X (sky130_fd_sc_hd__buf_8)
    32    0.13                           net480 (net)
                  0.10    0.01    0.85 v grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/SCE (sky130_fd_sc_hd__sdfrtp_1)
                                  0.85   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.25    0.26 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk0 (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.39 ^ clkbuf_1_1__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_1_1__leaf_clk0 (net)
                  0.04    0.00    0.39 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_45_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.10    0.49 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_45_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.00                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_45_.out (net)
                  0.03    0.00    0.49 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.direct_interc_13_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.05    0.11    0.60 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.direct_interc_13_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.direct_interc_13_.out (net)
                  0.05    0.00    0.61 ^ clkbuf_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.direct_interc_13_.out/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.74 ^ clkbuf_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.direct_interc_13_.out/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.direct_interc_13_.out (net)
                  0.04    0.00    0.74 ^ clkbuf_1_0__f_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.direct_interc_13_.out/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.86 ^ clkbuf_1_0__f_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.direct_interc_13_.out/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.01                           clknet_1_0__leaf_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.direct_interc_13_.out (net)
                  0.03    0.00    0.86 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_13_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.10    0.96 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_13_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_13_.out (net)
                  0.03    0.00    0.96 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    1.06   clock uncertainty
                          0.00    1.06   clock reconvergence pessimism
                         -0.24    0.81   library hold time
                                  0.81   data required time
-----------------------------------------------------------------------------
                                  0.81   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: test_enable (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v test_enable (in)
     2    0.01                           test_enable (net)
                  0.50    0.00   -0.50 v hold13/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.36   -0.14 v hold13/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net481 (net)
                  0.04    0.00   -0.14 v hold11/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.23    0.09 v hold11/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net479 (net)
                  0.04    0.00    0.09 v hold14/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.09    0.44    0.53 v hold14/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net482 (net)
                  0.09    0.00    0.53 v input100/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.14    0.67 v input100/X (sky130_fd_sc_hd__buf_6)
     2    0.03                           net100 (net)
                  0.04    0.00    0.67 v hold12/A (sky130_fd_sc_hd__buf_8)
                  0.10    0.17    0.84 v hold12/X (sky130_fd_sc_hd__buf_8)
    32    0.13                           net480 (net)
                  0.10    0.01    0.85 v grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/SCE (sky130_fd_sc_hd__sdfrtp_1)
                                  0.85   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.25    0.26 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk0 (net)
                  0.05    0.00    0.26 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.39 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_1_0__leaf_clk0 (net)
                  0.04    0.00    0.39 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_63_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.10    0.49 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_63_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_63_.out (net)
                  0.03    0.00    0.49 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.direct_interc_13_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.11    0.60 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.direct_interc_13_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.direct_interc_13_.out (net)
                  0.04    0.00    0.60 ^ clkbuf_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.direct_interc_13_.out/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.73 ^ clkbuf_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.direct_interc_13_.out/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.direct_interc_13_.out (net)
                  0.04    0.00    0.73 ^ clkbuf_1_1__f_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.direct_interc_13_.out/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.85 ^ clkbuf_1_1__f_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.direct_interc_13_.out/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.01                           clknet_1_1__leaf_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.direct_interc_13_.out (net)
                  0.03    0.00    0.85 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_10_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.10    0.95 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_10_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_10_.out (net)
                  0.03    0.00    0.95 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    1.05   clock uncertainty
                          0.00    1.05   clock reconvergence pessimism
                         -0.24    0.80   library hold time
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: test_enable (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v test_enable (in)
     2    0.01                           test_enable (net)
                  0.50    0.00   -0.50 v hold13/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.36   -0.14 v hold13/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net481 (net)
                  0.04    0.00   -0.14 v hold11/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.23    0.09 v hold11/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net479 (net)
                  0.04    0.00    0.09 v hold14/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.09    0.44    0.53 v hold14/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net482 (net)
                  0.09    0.00    0.53 v input100/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.14    0.67 v input100/X (sky130_fd_sc_hd__buf_6)
     2    0.03                           net100 (net)
                  0.04    0.00    0.67 v hold12/A (sky130_fd_sc_hd__buf_8)
                  0.10    0.17    0.84 v hold12/X (sky130_fd_sc_hd__buf_8)
    32    0.13                           net480 (net)
                  0.10    0.01    0.85 v grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/SCE (sky130_fd_sc_hd__sdfrtp_1)
                                  0.85   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.25    0.26 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk0 (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.39 ^ clkbuf_1_1__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_1_1__leaf_clk0 (net)
                  0.04    0.00    0.39 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_36_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.10    0.49 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_36_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.00                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_36_.out (net)
                  0.03    0.00    0.49 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.05    0.12    0.61 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out (net)
                  0.05    0.00    0.61 ^ clkbuf_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.75 ^ clkbuf_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out (net)
                  0.05    0.00    0.75 ^ clkbuf_1_1__f_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.86 ^ clkbuf_1_1__f_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.00                           clknet_1_1__leaf_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.direct_interc_13_.out (net)
                  0.03    0.00    0.86 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_13_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.02    0.09    0.95 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_13_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.00                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_13_.out (net)
                  0.02    0.00    0.95 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    1.05   clock uncertainty
                          0.00    1.05   clock reconvergence pessimism
                         -0.24    0.81   library hold time
                                  0.81   data required time
-----------------------------------------------------------------------------
                                  0.81   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: test_enable (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v test_enable (in)
     2    0.01                           test_enable (net)
                  0.50    0.00   -0.50 v hold13/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.36   -0.14 v hold13/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net481 (net)
                  0.04    0.00   -0.14 v hold11/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.23    0.09 v hold11/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net479 (net)
                  0.04    0.00    0.09 v hold14/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.09    0.44    0.53 v hold14/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net482 (net)
                  0.09    0.00    0.53 v input100/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.14    0.67 v input100/X (sky130_fd_sc_hd__buf_6)
     2    0.03                           net100 (net)
                  0.04    0.00    0.67 v hold12/A (sky130_fd_sc_hd__buf_8)
                  0.10    0.17    0.84 v hold12/X (sky130_fd_sc_hd__buf_8)
    32    0.13                           net480 (net)
                  0.10    0.01    0.85 v grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/SCE (sky130_fd_sc_hd__sdfrtp_1)
                                  0.85   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.25    0.26 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk0 (net)
                  0.05    0.00    0.26 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.39 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_1_0__leaf_clk0 (net)
                  0.04    0.00    0.39 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_63_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.10    0.49 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_63_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.direct_interc_63_.out (net)
                  0.03    0.00    0.49 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.direct_interc_13_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.04    0.11    0.60 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.direct_interc_13_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.direct_interc_13_.out (net)
                  0.04    0.00    0.60 ^ clkbuf_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.direct_interc_13_.out/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.73 ^ clkbuf_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.direct_interc_13_.out/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.direct_interc_13_.out (net)
                  0.04    0.00    0.73 ^ clkbuf_1_0__f_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.direct_interc_13_.out/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.85 ^ clkbuf_1_0__f_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.direct_interc_13_.out/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.00                           clknet_1_0__leaf_grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.direct_interc_13_.out (net)
                  0.03    0.00    0.85 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_13_.out_in/A (sky130_fd_sc_hd__buf_4)
                  0.03    0.10    0.94 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_13_.out_in/X (sky130_fd_sc_hd__buf_4)
     1    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.direct_interc_13_.out (net)
                  0.03    0.00    0.94 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    1.04   clock uncertainty
                          0.00    1.04   clock reconvergence pessimism
                         -0.24    0.80   library hold time
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: sb_8__1_.mem_left_track_9.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_8__1_.mem_left_track_9.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.31    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.14                           clknet_0_prog_clk (net)
                  0.16    0.01    0.32 ^ clkbuf_3_4__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.22    0.54 ^ clkbuf_3_4__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.10                           clknet_3_4__leaf_prog_clk (net)
                  0.12    0.00    0.54 ^ clkbuf_leaf_10_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.15    0.70 ^ clkbuf_leaf_10_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     9    0.03                           clknet_leaf_10_prog_clk (net)
                  0.05    0.00    0.70 ^ sb_8__1_.mem_left_track_9.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.11    0.38    1.08 ^ sb_8__1_.mem_left_track_9.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_2)
     4    0.02                           sb_8__1_.mux_tree_tapbuf_size6_8_sram[0] (net)
                  0.11    0.00    1.08 ^ sb_8__1_.mem_left_track_9.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.08   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.14                           clknet_0_prog_clk (net)
                  0.16    0.01    0.36 ^ clkbuf_3_4__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.24    0.60 ^ clkbuf_3_4__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.10                           clknet_3_4__leaf_prog_clk (net)
                  0.12    0.00    0.60 ^ clkbuf_leaf_19_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.17    0.77 ^ clkbuf_leaf_19_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.03                           clknet_leaf_19_prog_clk (net)
                  0.05    0.00    0.77 ^ sb_8__1_.mem_left_track_9.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.87   clock uncertainty
                         -0.06    0.81   clock reconvergence pessimism
                         -0.05    0.77   library hold time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: sb_8__1_.mem_top_track_52.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_8__1_.mem_top_track_52.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.31    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.14                           clknet_0_prog_clk (net)
                  0.16    0.00    0.32 ^ clkbuf_3_7__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.22    0.54 ^ clkbuf_3_7__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.11                           clknet_3_7__leaf_prog_clk (net)
                  0.13    0.00    0.55 ^ clkbuf_leaf_26_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.16    0.71 ^ clkbuf_leaf_26_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.04                           clknet_leaf_26_prog_clk (net)
                  0.06    0.00    0.71 ^ sb_8__1_.mem_top_track_52.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.12    0.39    1.10 ^ sb_8__1_.mem_top_track_52.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_2)
     4    0.02                           sb_8__1_.mux_tree_tapbuf_size6_2_sram[0] (net)
                  0.12    0.00    1.10 ^ sb_8__1_.mem_top_track_52.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.10   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.14                           clknet_0_prog_clk (net)
                  0.16    0.01    0.35 ^ clkbuf_3_7__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.24    0.60 ^ clkbuf_3_7__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.11                           clknet_3_7__leaf_prog_clk (net)
                  0.13    0.00    0.60 ^ clkbuf_leaf_27_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.17    0.78 ^ clkbuf_leaf_27_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     9    0.03                           clknet_leaf_27_prog_clk (net)
                  0.05    0.00    0.78 ^ sb_8__1_.mem_top_track_52.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.88   clock uncertainty
                         -0.06    0.82   clock reconvergence pessimism
                         -0.05    0.77   library hold time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: cby_8__1_.cby_8__8_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cby_8__1_.cby_8__8_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_2_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.31    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.14                           clknet_0_prog_clk (net)
                  0.16    0.01    0.32 ^ clkbuf_3_0__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.23    0.55 ^ clkbuf_3_0__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.12                           clknet_3_0__leaf_prog_clk (net)
                  0.14    0.00    0.56 ^ clkbuf_leaf_56_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15    0.70 ^ clkbuf_leaf_56_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_leaf_56_prog_clk (net)
                  0.04    0.00    0.70 ^ cby_8__1_.cby_8__8_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.12    0.38    1.09 ^ cby_8__1_.cby_8__8_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_2)
     5    0.02                           cby_8__1_.cby_8__8_.mux_tree_tapbuf_size12_5_sram[1] (net)
                  0.12    0.00    1.09 ^ cby_8__1_.cby_8__8_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_2_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.09   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.14                           clknet_0_prog_clk (net)
                  0.16    0.01    0.36 ^ clkbuf_3_0__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.25    0.61 ^ clkbuf_3_0__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.12                           clknet_3_0__leaf_prog_clk (net)
                  0.14    0.00    0.61 ^ clkbuf_leaf_56_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.16    0.78 ^ clkbuf_leaf_56_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_leaf_56_prog_clk (net)
                  0.04    0.00    0.78 ^ cby_8__1_.cby_8__8_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.88   clock uncertainty
                         -0.07    0.80   clock reconvergence pessimism
                         -0.05    0.75   library hold time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: sb_8__1_.mem_top_track_36.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_8__1_.mem_top_track_36.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.31    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.14                           clknet_0_prog_clk (net)
                  0.16    0.00    0.32 ^ clkbuf_3_7__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.22    0.54 ^ clkbuf_3_7__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.11                           clknet_3_7__leaf_prog_clk (net)
                  0.13    0.00    0.55 ^ clkbuf_leaf_26_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.16    0.71 ^ clkbuf_leaf_26_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.04                           clknet_leaf_26_prog_clk (net)
                  0.06    0.00    0.71 ^ sb_8__1_.mem_top_track_36.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.11    0.39    1.10 ^ sb_8__1_.mem_top_track_36.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_2)
     4    0.02                           sb_8__1_.mux_tree_tapbuf_size6_0_sram[0] (net)
                  0.11    0.00    1.10 ^ sb_8__1_.mem_top_track_36.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.10   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.14                           clknet_0_prog_clk (net)
                  0.16    0.01    0.35 ^ clkbuf_3_7__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.24    0.60 ^ clkbuf_3_7__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.11                           clknet_3_7__leaf_prog_clk (net)
                  0.13    0.01    0.60 ^ clkbuf_leaf_26_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.18    0.78 ^ clkbuf_leaf_26_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.04                           clknet_leaf_26_prog_clk (net)
                  0.06    0.00    0.78 ^ sb_8__1_.mem_top_track_36.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.88   clock uncertainty
                         -0.07    0.81   clock reconvergence pessimism
                         -0.05    0.76   library hold time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: sb_8__1_.mem_left_track_23.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_8__1_.mem_left_track_23.sky130_fd_sc_hd__dfrtp_1_2_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.31    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.14                           clknet_0_prog_clk (net)
                  0.16    0.01    0.32 ^ clkbuf_3_1__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.11    0.20    0.53 ^ clkbuf_3_1__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    12    0.09                           clknet_3_1__leaf_prog_clk (net)
                  0.11    0.01    0.53 ^ clkbuf_leaf_5_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.15    0.69 ^ clkbuf_leaf_5_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    10    0.03                           clknet_leaf_5_prog_clk (net)
                  0.05    0.00    0.69 ^ sb_8__1_.mem_left_track_23.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.15    0.38    1.07 ^ sb_8__1_.mem_left_track_23.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.02                           sb_8__1_.mux_tree_tapbuf_size4_5_sram[1] (net)
                  0.15    0.00    1.07 ^ sb_8__1_.mem_left_track_23.sky130_fd_sc_hd__dfrtp_1_2_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.07   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.14                           clknet_0_prog_clk (net)
                  0.16    0.01    0.36 ^ clkbuf_3_1__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.11    0.23    0.58 ^ clkbuf_3_1__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    12    0.09                           clknet_3_1__leaf_prog_clk (net)
                  0.11    0.01    0.59 ^ clkbuf_leaf_5_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.17    0.76 ^ clkbuf_leaf_5_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    10    0.03                           clknet_leaf_5_prog_clk (net)
                  0.05    0.00    0.76 ^ sb_8__1_.mem_left_track_23.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.86   clock uncertainty
                         -0.07    0.79   clock reconvergence pessimism
                         -0.06    0.73   library hold time
                                  0.73   data required time
-----------------------------------------------------------------------------
                                  0.73   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


