# compile vhdl design source files
vhdl xil_defaultlib  "../../../Procesador MIPS Multiciclo.srcs/sources_1/new/P1C.vhd"
