// Seed: 3534569426
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1;
  assign id_1 = 1;
  module_0(
      id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    input tri1 id_0,
    output uwire id_1,
    output wand id_2,
    output supply1 id_3,
    input tri id_4,
    input tri id_5,
    output supply1 id_6,
    input supply0 id_7,
    output tri0 id_8,
    input tri1 id_9,
    input tri1 id_10,
    output wor id_11,
    input wor id_12,
    output tri id_13,
    input wire id_14,
    input wor id_15,
    input wor id_16,
    output supply1 id_17,
    input wor id_18,
    output wire id_19,
    input uwire id_20,
    input wand id_21,
    output wire id_22
);
endmodule
module module_3 (
    input  tri   id_0,
    input  wand  id_1,
    output uwire id_2,
    input  wand  id_3
);
  assign id_2 = 1;
  module_2(
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_3,
      id_2,
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_1,
      id_2,
      id_0,
      id_0,
      id_3,
      id_2,
      id_1,
      id_2,
      id_3,
      id_3,
      id_2
  );
  wire id_5;
  wire id_6;
endmodule
