// Seed: 3471886378
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input wand id_2,
    output tri1 id_3,
    input uwire id_4,
    input tri1 id_5,
    input supply0 id_6,
    input tri id_7,
    input tri0 id_8,
    output tri1 id_9,
    output wor id_10,
    input wor id_11,
    input supply1 id_12,
    input tri id_13,
    input tri1 id_14,
    output supply1 id_15
);
  wire id_17;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    output supply0 id_2,
    input supply1 id_3,
    output wand id_4,
    input wire id_5,
    input tri id_6,
    input wire id_7,
    input wand id_8,
    output supply1 id_9,
    input wor id_10,
    output wire id_11,
    output uwire id_12,
    input tri0 id_13,
    input wand id_14,
    input uwire id_15,
    output supply0 id_16,
    input wand id_17
);
  logic id_19;
  ;
  module_0 modCall_1 (
      id_17,
      id_10,
      id_6,
      id_9,
      id_1,
      id_3,
      id_17,
      id_14,
      id_15,
      id_2,
      id_9,
      id_17,
      id_13,
      id_6,
      id_5,
      id_9
  );
  assign modCall_1.id_15 = 0;
  wire id_20;
  ;
  assign id_16 = 1;
  assign id_4  = id_13;
  logic [-1 : -1] id_21;
  ;
endmodule
